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Abstract 
Self-Aligned Source and Drain Contact Engineering  
For High Mobility III-V Transistor 
by 
ZHANG Xin Gui 
Doctor of Philosophy – Electrical and Computer Engineering 
National University of Singapore 
 
Driven by tremendous advances in lithography the semiconductor industry has 
followed Moore’s law by shrinking transistor dimensions continuously for the last 40 
years.  The big challenge going forward is that continued scaling of Si transistors will 
be more and more difficult because of both fundamental limitations and practical 
considerations as the transistor dimensions approach 10 nm.  Among several 
emerging nanoscale devices, III-V MOSFETs are the most attractive devices due to 
their high electron mobility, low supply voltage, and potential heterogeneous 
integration on Si substrates.  To take the full advantages of III-V MOSFETs, low-
resistance source/drain (S/D) is required.  However, III-V transistors currently have 
large S/D series resistance limiting the device drive current as they lack advanced S/D 
contact technologies.  This thesis documents work performed on self-aligned S/D 
contact engineering for III-V n-MOSFETs.   
 In this thesis, novel self-aligned metallization, analogous to the salicidation 
process in Si CMOS, was developed for III-V n-MOSFETs to address the high S/D 
resistance issue.  New contact materials such as NiGeSi, Ni-InGaAs were developed 
 viii 
and the key characteristics of these new contact materials were determined and 
identified.  Various process integration challenges for realizing self-aligned S/D 
contacts were identified and addressed.  Technology demonstrations of these new 
materials integrated as III-V S/D contacts in a self-aligned manner were also realized.  
In particular, NiGeSi and Ni-InGaAs were integrated in GaAs and InGaAs planar n-
MOSFETs, respectively, using a salicide-like process and leading to reduced series 
resistance.   
 For achieving better electrostatic control than planar n-MOSFETs, novel III-V 
FinFETs were explored.  S/D resistance engineering was also carried out for the 
FinFETs.  With well designed FinFETs structure and metallization process, self-
aligned contacts such as Ni-InGaAs and Mo were realized on in-situ heavily doped 
III-V S/D.  The combination of heavily doped S/D and self-aligned contacts leads to 
low series resistance for InGaAs FinFETs.  Series resistance as low as 250 Ω∙μm was 
obtained, and this is the lowest value reported-to-date for InGaAs non-planar n-
MOSFETs.  This affirms the effectiveness of the S/D resistance engineering concept 
of combining heavily doped S/D and self-aligned contacts.  The availability of self-
aligned contact technology is an important step towards realization of high 
performance III-V logic transistors.   
 ix 
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1.1 Silicon Transistor Scaling: Benefits and Challenges 
The success of complementary metal-oxide-semiconductor (CMOS) 
technology is due to its scalability, which has enabled the number of transistors on 
integrated circuit (IC) chips to be increased exponentially during the past four 
decades [1.1],[1.2].  Continued scaling of the transistor dimension is required in order 
to achieve significantly higher packing density per unit chip area, reduction of cost 
per function, and improvement in circuit speed performance.  A 45 nm process 
technology based on high-k, metal gate, and strained Silicon (Si) was introduced in 
2007 [1.3].  Scaling of this technology continued to the 32 nm technology node in 
2009 [1.4].  In the year of 2011, FinFET structure was also introduced to enable the 
scaling further down to the 22 nm technology node [1.5].   
As transistors are aggressively scaled in accordance with Moore’s law to sub-
20 nm dimensions, it becomes increasingly difficult to maintain the required device 
performance.  Currently, the increase in drive current for faster switching speed at 
lower supply voltage is largely at the expense of an exponentially growing leakage 
current, which leads to a large standby power dissipation [1.1].  If we look forward to 
the sub-10 nm node and beyond, the transistors are in the order of a few atoms across 
and continued shrinking of physical feature size will be imposed by fundamental 
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limits of Si properties.  Therefore, there is an important need to explore novel channel 
materials and device structures that would provide us with equivalent scaling for 
CMOS.   
 
 
1.2 High Electron Mobility of III-V Materials 
To address the scaling challenges, both industry and academia have been 
investigating alternative materials and device architectures, among which III-V 
compound semiconductors stand out as promising candidates for future logic 
applications.  This is because their light electron effective mass lead to high electron 
mobility and high on-current, which would translate into high device performance at 
low supply voltage.  As seen in Table 1.1, III-V compound semiconductors have 
significantly smaller electron effective mass and higher electron mobility compared to 
Si [1.7].   
 
Table 1.1. Carrier mobility, effective mass, bandgap and permittivity of some commonly 
used semiconductors [1.7].   










460 1900 400 400 460 850 
Electron effective 
mass (/m0) 
0.19 0.082 0.067 0.05 0.027 0.013 
Bandgap  
(eV) 
1.12 0.66 1.42 0.74 0.36 0.17 
Permitivity 11.8 16 12.4 13.9 14.8 17.7 
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1.3 Challenges of III-V CMOS Technology 
III-V compound semiconductors have been heavily researched since they have 
been widely used in communications and optoelectronics industries.  There are still a 
lot of challenges to be overcome before III-V logic transistors manufacturing 
becomes viable [1.7].  The intrinsic properties of III-V materials may add to the 
challenge of successful device realization.  The success of III-V in potential CMOS 
technology will mainly depend on: 1) heterogeneous integration of III-V on Si in a 
cost-effective way, 2) formation of low leakage and thermally stable gate dielectric 
with low interface state density, 3) realization of low-resistance source and drain, and 
4) p-channel materials with reasonably high hole mobility.  These technical 
challenges are illustrated in Fig. 1.1, discussed and summarized in the following 










High S/D doping concentration
Ultra shallow junction













Fig. 1.1. Schematic illustration of the key technical challenges faced in the realization 




1.3.1 Formation of High-Quality Gate Dielectric 
Native oxide surface of III-V, for instance GaAs, consists of several oxides 
such as As2O3, As2O5, Ga2O3, Ga2O5, and Ga2O [1.8],[1.9].  Unlike SiO2 on Si, the 
native oxides of GaAs have very poor electrical properties and result in Fermi-level 
pinning and high interface state density (DIT) [1.10].   
Deposition of gate dielectric on III-V is being studied using various in-situ 
and ex-situ deposition methods.  Passivation techniques such as in-situ molecular 
beam epitaxy (MBE) growth of gallium-gadolinium oxide (GGO) [1.11], metal 
organic chemical vapor deposition (MOCVD) of HfAlO and HfO2 with SiH4, NH3, or 
PH3 plasma treatment [1.12],[1.13], atomic layer deposition (ALD) of Al2O3, HfO2, 
ZrO2, (La)AlOx/ZrO2, and TaSiOx [1.14]-[1.21] employing Si, or InP capping layer 
[1.22]-[1.25] have been developed to reduce interface trap density and to unpin the 







 [1.7].  Further reduction of DIT is still needed.  In 
addition, thermally stable high-k dielectric is highly desirable to ensure that it remains 
high quality after subsequent thermal process steps such as S/D dopant activation 
anneal (600 - 800 °C).   
 
 
1.3.2 III-V Integration on Si Substrates 
Bulk III-V substrates are costly, brittle, and difficult to make in large wafer 
sizes.  Direct epitaxial growth of III-V materials on Si substrates is desirable for 
heterogeneous integration with Si CMOS technology.  However, this poses serious 
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challenges due to the large mismatch in lattice constant (e.g. 8% between 
In0.53Ga0.47As and Si), large mismatch in coefficient of thermal expansion, and the 
generation of polar/non-polar interfaces between III-V and Si.  These challenges are 
being addressed by the use of III-V buffer layer growth, either on blanket or on 
patterned Si wafers, which reduces the number of defects reaching the active device 
layers [1.26]-[1.29].   
Direct wafer bonding can be regarded as another promising technology to 
integrate III-V materials on Si, since the transfer of III-V semiconductor optical 
devices to Si wafers has been reported [1.7].  High quality III-V on insulator (III-V-
OI) on Si was demonstrated recently using an electron-cyclotron-resonance (ECR) 
oxygen plasma-assisted direct wafer bonding process [1.30],[1.31].  Such III-V-OI 
substrates can provide process advantages for realizing new device structures such as 
III-V ultrathin body devices, FinFETs, and nanowire MOSFETs.  However, the 
bonding of InGaAs on Si substrates is at the cost of sacrificing InP substrates [1.31] 
which are also costly.  A cost-effective integration technology is still desired. 
 
 
1.3.3 Channel Material Engineering 
In general, III-V materials have significantly smaller bandgap compared to Si 
(Table 1.1).  Due to the small bandgap in these high mobility materials, the band-to-
band tunneling leakage current can become excessive and can ultimately limit the 
scalability of III-V MOSFETs.  Therefore, ternary compound semiconductors such as 
InGaAs have received much attention due to their tunable and moderate bandgap.  
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Another point to note is that most III-V materials suffer from low hole mobility 
(Table. 1.1), although GaSb and InGaSb offer slightly higher hole mobility [1.32].  
There is lack of p-channel materials with reasonably good carrier transport properties 
and there is a need to explore new III-V channel materials for p-MOSFETs.   
 
 
1.3.4 New Device Structure Engineering 
FinFET structure has been introduced for Si CMOS at the 22 nm technology 
node and would probably be extended to sub-20 nm technology nodes [1.5].  FinFET 
structure could provide improved short-channel effects (SCEs) control, enhanced 
volume inversion in the channel region, lower leakage current, and reduced device 
variability arising from random dopant fluctuation if low channel doping 
concentration is used.  III-V FinFETs have been widely researched since the first III-
V FinFET was experimentally demonstrated in 2009 [1.33].  III-V FinFETs are more 
scalable than III-V planar n-MOSFETs [1.33]-[1.39].  It is highly possible that III-V 
transistors will be used in the form of FinFETs in sub-10 nm nodes [1.1].   
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1.3.5 Source/Drain Resistance Engineering 
A. Concept of Source/Drain Resistance Engineering 
The drive current of a transistor is determined by device total resistance (RT), 
which is the combination of transistor channel resistance (RCH) and source/drain (S/D) 
series resistance (RSD).  To achieve high drive current, small RT is desired and RT can 
be express as:  
 
T CH SDR R R  .    (1.1) 
Schematic of a transistor in Fig. 1.2 shows the RT between source and drain terminals 
is the summation of RCH, source resistance (RS), and drain resistance (RD), where RSD 
= RS + RD.  RSD will dominate RT of a transistor if RCH dramatically reduces with 
channel length scaling and channel mobility enhancement [1.40].  RSD is projected to 
be comparable to RCH at the 22 nm technology node and this implies that device 
performance would ultimately be limited by RSD [1.41] beyond 22 nm technology 






Fig. 1.2. Schematic of a transistor biased in the linear region, showing that total 
resistance RT between source and drain terminals includes channel resistance RCH, source 
resistance RS and drain resistance RD.   
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B. Components of Transistor Source/Drain Resistance 
As illustrated in Fig. 1.3, the RSD of a conventional III-V transistor can be 
mainly divided into two separate resistance components: 1) resistance of doped III-V 
S/D (RIII-V), and 2) contact resistance (RC) between metal contact and III-V 
semiconductors.  Assuming an ideal box-like doping profile, the resistance of the 
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,  (1.3) 
where ρIII-V is the resistivity of doped III-V S/D, LSD is separation between S/D 
contacts and channel, Weff is device width, XJ is S/D junction depth, ND and NA are 
electron and hole carrier concentration, respectively, μe and μh are electron and hole 
carrier mobility, respectively.  It is noticed that RIII-V is strongly dependent on Weff, XJ, 








Fig. 1.3. Schematic of a conventional III-V transistor showing various resistance 
components that contribute to device RSD, where RSD = 2(RC + RIII-V).   
 9 
RC depends on the specific contact resistivity (ρC), the sheet resistance of 
semiconductor (Rsh), the width Weff, length (L) of the contact hole, and transfer length 









 .    (1.4) 
For a metal-semiconductor junction with a high impurity doping concentration, the 









 ,    (1.5) 
where π is the ratio of a circle’s circumference to its diameter, εs is permittivity of a 
semiconductor, mn
*
 is effective mass, ϕBn is the schottky barrier height, h is Planck’s 
constant, and ND is semiconductor doping concentration.  It is obvious that RC is a 
strong function of ND.   
In summary, RIII-V and RC are the two primary S/D resistance components of a 
typical III-V transistor and are strongly dependent on Weff, XJ, ND and LSD.  A small 
XJ is preferred to alleviate SCEs.  In a FinFET, Weff should also be kept small in order 
to achieve good control of SCEs.  Small XJ and Weff would lead to high RIII-V and RC.  
Therefore, engineering the other parameters such as ND and LSD becomes important.  
Increased ND and reduced LSD could help reduce RIII-V as well as RC, and thus reduce 
S/D series resistance.   
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C. State-of-Art III-V n-MOSEFTs Contact Technology 
High mobility III-V n-MOSFETs require the shallow (small XJ), abrupt and 
highly doped (large ND) n
+
 source/drain.  Si is widely used as the n-type dopant in 
III–V materials because of its negligible diffusivity which allows the realization of 
very abrupt junctions [1.44].  However, the maximum n-type carrier concentration in 





by direct Si implantation due to the low solid solubility limitation [1.45].  This doping 










InGaAs, an activation anneal temperature of ~700 °C is required [1.45].  However, in 
certain device processing schemes a limited thermal budget is imposed.  As an 
example, in a gate-first processing flow, the thermal stability of the gate stack limits 
the maximum activation anneal temperature.  It becomes obvious that III-V 
transistors will suffer more from RSD as compared with Si transistors since low ND 
would result in high RSD.  In-situ doping is required to boost the S/D doping level to 
reduce RSD [1.46],[1.47].   
Gold-based contact materials such as TiPtAu and NiAuGe [1.12],[1.30], 
[1.33],[1.37],[1.48], [1.49] are commonly used for III-V MOSFETs.  However, gold 
is a contaminant in Si CMOS technology and it may not be used for integration of III-
V transistors in a Si CMOS process.  Therefore, development of new contact 
materials which are low-resistance and CMOS compatible is highly desirable.   
Unlike nickel salicide in Si CMOS process which is integrated based on a 
self-aligned technology [1.50], S/D contacts for III-V MOSFETs are non-self-aligned 
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and usually formed by direct deposition and patterning of metals using a lift-off 
process [1.12],[1.30],[1.33],[1.37],[1.48],[1.49].  Large spacing LSD between the S/D 
contacts and the transistor channel is introduced and this gives a high RIII-V resulting 
from the sheet resistance of III-V S/D [Equation (1.2)].  RIII-V would contribute a 
significant portion to RSD considering the high ρIII-V of III-V S/D due to the low ND.  
Solutions to minimize this contribution will be even more crucial for the adoption of 
III-V FinFETs in the future technology generations.  This is because device operation 
in a FinFET relies on the use of narrow fins (small Weff) to control SCEs and the 
narrow fins would result in increased RIII-V [Equation (1.2)].  The metallization of 
these narrow fins to maintain low sheet resistance at the S/D regions will be crucial 
for resistance reduction.  Therefore, self-aligned S/D contacts which are adjacent to 
the gate stack could generate high conductivity path for local wiring and are desired 
to drastically reduce RSD.  A self-aligned contact technology would also reduce LSD 
and provide better scalability for transistor footprint.   
For the widespread adoption of the III-V MOSFETs in future CMOS 
technology generations, innovative S/D contact solutions for III-V planar MOSFETs 
or FinFETs must be developed to alleviate the concerns of high RSD.   
 
 
1.4 Objectives of Research 
The objectives of this research are to address the source/drain resistance issue 
in nanoscale III-V planar n-MOSFETs and FinFETs.  The main focus of this thesis is 
placed on exploring low-resistance, CMOS compatible contact materials as well as 
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developing new process technologies to realize self-aligned metallization for III-V n-
MOSFETs.  An extensive evaluation of contact technology options across various III-
V n-MOSFETs such as GaAs planar transistors, InGaAs planar transistors, and 
InGaAs FinFETs is carried out to achieve low series resistance and high drive current.  
Ultimate motivation of realizing CMOS compatible, low-resistance self-aligned 
contacts for III-V n-MOSFETs was obtained.  The results of this research will 
provide technology options for self-aligned metallization in III-V n-MOSFETs for the 
future technology generation nodes.   
 
 
1.5 Thesis Organization 
The III-V contact technologies developed in this thesis are documented in 4 
Chapters.  In Chapter 2, a NiGe-based self-aligned contact metallization technology 
for GaAs was developed.  It is a “salicide-like” process and comprises a selective 
epitaxy of GeSi film on n
+
 GaAs and a two-step metallization process.  The NiGeSi 
ohmic contact technology is compatible with GaAs n-MOSFETs fabrication and was 
used for the integration of GaAs transistor.  The demonstration of the “salicide-like” 
contact technology for III-V n-MOSFET is an important step towards realization of 
high performance logic devices based on III-V materials.   
In Chapter 3, we developed a self-aligned Ni-InGaAs contact technology 
suitable for InGaAs n-MOSFETs.  Ni-InGaAs as a new contact material was formed 
at low temperature, and its material and electrical properties were comprehensively 
studied showing promising results.  This self-aligned Ni-InGaAs contact technology 
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was used in the integration of InGaAs planar n-MOSFETs and good electrical 
characteristics were achieved.   
In Chapter 4, we realized InGaAs FinFETs using a gate-last process and also 
integrated Ni-InGaAs contacts in the FinFETs using a self-aligned metallization 
process developed in Chapter 3.  With a well designed device structure, we achieved 
the combination of in-situ heavily doped n
+
 InGaAs S/D and self-aligned Ni-InGaAs 
contacts.  The InGaAs FinFETs shows low S/D series resistance and high drive 
current.   
In Chapter 5, we introduced non-alloyed Mo contact for InGaAs FinFETs for 
achieving further reduction of series resistance.  Mo show low contact resistance on 
in-situ doped S/D.  By using a novel gate-last fabrication process, Mo contacts were 
formed and self-aligned to the device channel.  Lowest series resistance of ~250 
Ω∙μm was achieved for the InGaAs FinFETs.  Integration of forming gas annealing 
(FGA) improved dual high-k dielectric HfO2/Al2O3 in InGaAs FinFETs was also 
carried out to further improve the performance of InGaAs FinFETs.   
Finally, the main contributions of this thesis and suggestions for future work 
are summarized in Chapter 6.   
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III-V materials such as Gallium Arsenide (GaAs) have significantly higher 
electron mobility than Silicon (Si) and are attractive channel material candidates for 
n-channel metal-oxide-semiconductor field-effect transistors (n-MOSFETs) in future 
high-speed and low-power logic applications [2.1]-[2.16].  To realize high-
performance III-V n-MOSFETs, low channel resistance and low parasitic series 
resistance (RSD) in the source/drain (S/D) regions are required.  Series resistance in 
the S/D regions includes the resistance in the doped S/D and the contact resistance RC 
between the doped S/D and the contact material.   
Contacts for III-V n-MOSFETs can be formed by direct deposition and 
patterning (e.g. lift-off) of metals on the doped S/D, with or without a subsequent 
alloying annealing [2.17]-[2.23].  Contact metallization in III-V n-MOSFETs is 
usually non-self-aligned with respect to the gate stack, unlike the self-aligned 
salicidation process in Si MOSFETs [2.24].  A spacing between the contact metal and 
the gate stack leads to increased RSD that compromises drive current (ION) 
performance.  III-V n-MOSFETs with self-aligned contacts are thus needed for 
reduction of RSD and for scaling down transistor footprint [2.25],[2.26].  A height 
 24 
selective etching process has been developed to achieve self-aligned contact for III-V 
n-MOSFETs [2.15],[2.16],[2.26].  However, the integration in Ref. [2.15], Ref. [2.16] 
and Ref. [2.26] relies on precise control of the etching back process which is very 
challenging and might not be suitable for manufacturing.  A self-aligned metallization 
process, which is easy to control and analogous to the salicidation process in Si 
complementary metal-oxide-semiconductor (CMOS) technology, is still needed for 
III-V n-MOSFETs [2.27]-[2.29].   
In this Chapter, we report the first demonstration of GaAs n-MOSFETs with 
self-aligned contact technology [2.28],[2.29].  The self-aligned contact was formed 
using a salicide-like process which is compatible with CMOS process flow.  A new 
epitaxy process was developed to selectively form a thin continuous germanium-
silicon (GeSi) layer on GaAs S/D regions.  Nickel was deposited and the first 
annealing was performed to initiate the reaction between Ni and GeSi.  Unreacted 
metal was removed by a selective wet etching.  A second high temperature annealing 
diffuses Ge and/or Si atoms into GaAs to form heavily doped n
+
 GaAs regions, and a 
novel self-aligned nickel germanosilicide (NiGeSi) ohmic contact was achieved.  
Finally, GaAs n-MOSFETs with the new self-aligned NiGeSi contacts were realized 
and characterized.  Good electrical performance was achieved.   
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2.2 Development of Self-Aligned NiGeSi Contacts Technology 
NiGe-based contact is attractive due to the low resistivity of NiGe (22 µΩ∙cm) 
as compared with PdGe (30 µΩ∙cm), the low cost of Ni, and the low germanide 
formation temperature [2.30]-[2.32] that is compatible with III-V materials.  High 
contact formation temperatures could degrade the interface between III-V 
semiconductors and the gate dielectric.  Transfer Length Method (TLM) test 
structures [2.33],[2.34] were fabricated for extraction of RC using a process flow 
shown in Fig. 2.1 in the development of the self-aligned metallization technology.  A 
thin continuous high-quality GeSi layer was first selectively grown on Si-doped n
+
 
GaAs regions [Fig. 2.1(b)].  Second, a two-step germano-silicide process was 
developed to form NiGeSi ohmic contacts on n
+
 GaAs.  Next, diluted hydrochloric 
acid (HCl) was employed for selective removal of unreacted Ni [Fig. 2.1(c)-(d)].  
(a) Top View of NiGeSi Contact on n+ GaAs
NiGeSi contact
n+ GaAs covered with SiO2
Contact spacing d





(c) Nickel Deposition and First Anneal
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Silicon implant (40 keV, 1014 cm-2)
Oxide deposition and dopant activation 
Contact holes opening
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Ni deposition and first anneal
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Fig. 2.1. (a) The plan-view optical microscopy image of a TLM structure.  The self-
aligned ohmic contact formation process comprises (b) selective epitaxy of GeSi on n
+
 GaAs 
in a contact hole, (c) Ni deposition and a first thermal annealing for NiGeSi formation, (d) 






) GaAs (100) substrates were used to fabricate the 
TLM test structures.  A plasma-enhanced chemical vapor deposition (PECVD) SiO2 
isolation pattern was formed by wet etch using diluted hydrofluoric acid (HF) and 




.  The contact 
holes have dimensions of 100 μm ×100 μm.  A thin capping layer of SiO2 (~50 nm) 
was deposited before dopant activation annealing was performed at 850 °C for 10 s.  
Secondary Ion Mass Spectrometry (SIMS) characterization was carried out for both 
as-implanted sample and sample after dopant activation annealing to examine Si 
profiles.  The profiles were shown in Fig. 2.2 (circles).  We notice that implanted Si 
peak position is at depth of ~40 nm and Si dopants show negligible diffusion during 
the dopant activation annealing.  Then SiO2 cap was patterned and etched to define 
contact holes that exposed the n
+
 GaAs surface for contact formation.   

























As implanted  
 
Fig. 2.2. SIMS analysis was performed to obtain the Si profiles (circles) of the 
samples before and after dopant activation annealing.  Si dopants show negligible diffusion 
even after the dopant activation annealing at 850 °C.   
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2.2.1 Selective Epitaxy of Germanium-Silicon (GeSi) on GaAs 
An epitaxy process using ultra-high vacuum chemical vapor deposition 
(UHVCVD) was employed to selectively form a continuous GeSi film (~40 nm) on 
the n
+
 GaAs surface in the contact holes [2.35].  The wafers were annealed in vacuum 
at desorption temperature (Td) of 650 °C for native oxide desorption before being 
loaded into a GeSi growth chamber.  Epitaxial growth was performed at 565 °C using 
Silane (SiH4) and Germane (GeH4) as precursors with the flow rate of 3 sccm and 5 
sccm, respectively.  The chamber pressure was maintained at 30 mTorr during the 
growth.  SiH4 flow was introduced during growth in an attempt to overcome the 
islanding issue which occurs when only GeH4 precursor was used.  Fig 2.3 plots the 
thickness of GeSi grown as a function of growth time.  The growth was in the island 
mode at the initial stage (< 25 minutes) with slow growth rate.  After that it entered 
into the blanket mode with a higher growth rate, implying the existence of growth 
incubation time during the expitaxy [2.35].  For eventual transistor integration, a 
target thickness of less than 50 nm is desired and the growth time is ~30 minutes.   
It is found that growth of GeSi have a flatter surface morphology as compared 
to growth of pure Ge [2.35].  Ge islanding gives a discontinuous Ge film on n
+
 GaAs 
and would cause Ni penetration into GaAs during a subsequent contact metallization 
step.  This is expected to result in a non-uniform contact and high junction leakage 
due to Ni diffusion.  It has been reported that NiGe formed on single crystalline Ge 
exhibits better uniformity and thermal stability than that formed on polycrystalline Ge 
[2.36].  Therefore, a continuous GeSi film with good single crystalline quality is 
crucial for NiGeSi contact formation.   
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Fig. 2.3.  Plot of GeSi thickness as a function of growth time.  An incubation phase 
with a very slow growth rate is observed in the first 25 minutes.  Once the growth enters into 
the growth phase, the growth rate for GeSi is much faster (> 10 nm/minute).   
 




























Fig. 2.4. (a) High resolution XRD shows that 4.8 atomic percent of Si was 
incorporated in GeSi.  GeSi formed on GaAs is under tensile strain.  (b) TEM images show 
the formed GeSi/GaAs heterostructure, and a diffractogram of a selected region enclosed by 
the dashed box indicates the good crystalline quality of GeSi.   
 29 
The (004) diffraction peaks of the Ge and GeSi grown were clearly observed 
from the high resolution X-Ray Diffraction (XRD) plot [Fig. 2.4 (a)].  The values of 
full-width-at-half-maximum (FWHM) are 0.02 and 0.037 degree for the Ge and 
Ge0.952Si0.048 films, respectively, suggesting that the crystal quality is better for a 
smaller lattice mismatch between the epilayer and GaAs.  XRD spectra indicates that 
Ge (lattice constant = 5.6577 Å) film on GaAs (lattice constant = 5.6537 Å) is under a 
slight compressive strain with 2θ = 32.981° while fully relaxed Ge has a 2θ of 33.0°.  
However, GeSi film on GaAs is fully tensile strained with 2θ = 33.118° and the 
composition is extracted to be Ge0.952Si0.048 by fitting XRD spectra using X’Pert 
Epitaxy.  Peak shift of Raman spectroscopy from 301 cm
-1
 for Ge/GaAs to 298.9 cm
-1
 
for GeSi/GaAs was also observed, consistent with the strain and composition of the 
epilayers.   
Transmission Electron Microscopy (TEM) images in Fig. 2.4(b) indicate that 
the single-crystalline GeSi was uniformly formed with a thickness of ~44 nm and was 
free from dislocations.  A zoomed-in view in Fig. 2.4(b) also shows the abrupt 
interface between GeSi and GaAs.  Fast Fourier transform (FFT) diffractogram [Fig. 
2.4(b)] also reveals the good crystalline quality of the GeSi epitaxial layer.   
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2.2.2 Two-Step Metallization Process for NiGeSi Contacts Formation 
Single crystalline GeSi film (40~50 nm) was grown on blanket GaAs 
substrate followed by deposition of Ni (~30 nm) by sputtering.  The structure of the 
sample is illustrated in the Fig. 2.5 inset.  The Ni/GeSi/GaAs wafer was then cut into 
pieces and each piece went through rapid thermal annealing (RTA) at a fixed 
temperature for 60 s for the formation of NiGeSi.  The RTA temperature ranges from 
150 °C to 600 °C.  The sheet resistance (Rsh) of NiGeSi formed at various annealing 
temperatures was investigated.   A four-point probe was used to measure Rsh.  XRD 
was performed to analyze the nickel germanide phase transformation.   







































Fig. 2.5. Sheet resistance versus annealing temperature for ~30 nm Ni on blanket 
GeSi/GaAs sample.  The annealing time was fixed at 60 s.  The sheet resistance values of 
annealed samples with and without selective etching in HCl are indicated by square and circle 
symbols, respectively.  Nickel germanosilicide formed at above 250 °C has a low sheet 
resistance.  At temperatures below 225 °C, no reaction between Ni and GeSi took place.   
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Fig. 2.5 shows the Rsh of NiGeSi/GaAs samples right after RTA (square 
symbols) at different temperatures.  The Rsh of the as-deposited sample was 8.7 Ω/□.  
After annealing at 200 °C to 225 °C, Rsh was slightly increased to 9.5 Ω/□, due to Ni 
consumption and Ni5Ge3 formation (Fig. 2.6).  Ni5Ge3 has a higher resistivity than the 
deposited Ni film.  Nickel monogermanide (NiGe), a low resistivity phase, started to 
form at 250 °C and Rsh decreased to 5.9 Ω/□.  Both Ni5Ge3 and NiGe phases exist 
when the samples were annealed at 250 °C.  When the annealing temperature was 
increased above 275 °C, only the NiGe phase existed, and the lowest Rsh of 2.8 Ω/□ 
was achieved at annealing temperatures of 450 °C and 500 °C.  NiGe (111), (121), 
(120), (021). (211), (002), and (301) peaks can be observed (Fig. 2.6).  When the 
annealing temperature was increased further to 600 °C, Rsh increased to 4.3 Ω/□, due 
to the effects of agglomeration [2.36].   
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Fig. 2.6. XRD spectra shows nickel germanide phases formed from 150 °C and 
600 °C.  The spectra indicates that NiGe started to form at annealing temperature of 250 °C 
and confirms that only NiGe phase was formed at annealing temperatures above 275 °C.   
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A selective etch process for removing excess Ni was developed to enable 
integration of self-aligned NiGeSi S/D contacts for GaAs n-MOSFETs.  Dilute HCl 
(HCl: H2O = 1: 10) could achieve good etch selectivity of Ni over nickel germanide 
and thus was employed to remove the unreacted Ni.  The Rsh values of NiGeSi/GaAs 
samples after the HCl etch are also shown in Fig. 2.5 (circle symbols).  The Rsh 
increased significantly to ~95 Ω/□ after the selective etch for samples which were 
annealed below 225 °C.  This is because most of the Ni was still unreacted and was 
removed by the subsequent HCl dip.  However, Ni was completely consumed and 
nickel germanide (Ni5Ge3 and NiGe) was formed when the annealing temperature 
was over 250 °C, giving low Rsh even after the selective etch step.   
A two-step contact metallization process for ohmic contact formation on n
+
 
GaAs was conceived in this Chapter.  A brief dilute HF dip was performed to remove 
the native oxide of GeSi prior to sputtering of Ni (~30 nm).  A first anneal at the 
temperature of 250 °C was then performed to consume all of the Ni on GeSi by 
forming nickel germanide (Ni5Ge3 and NiGe).  Unreacted Ni on SiO2 was 
subsequently selectively removed by HCl.  After the first annealing, we found that the 
nickel germanide does not form an ohmic contact to the underlying GaAs yet.  A 
second high temperature RTA at 500 °C was then performed to convert the nickel 
germanide phases into the nickel monogermanide (NiGe) phase, which achieves an 
ohmic contact with GaAs and also a low Rsh.   
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Fig. 2.7. Cross-sectional TEM image (top) of a TLM structure shows the formation of 
poly-crystalline NiGeSi on n
+
 GaAs that is not covered by SiO2.  No Ge or NiGeSi was 
observed on the SiO2 region, which confirmed the selectivity of GeSi epitaxy.  A zoomed-in 
view (bottom) showing several grains of NiGeSi.  A high-resolution TEM image of a portion 
of a NiGeSi grain is shown on the inset.   











































Fig. 2.8. SIMS analysis of NiGeSi contact on n
+
 GaAs showing the elemental 
distribution of Si, Ge, Ga, As, and Ni.  The interface between NiGeSi and GaAs is indicated 
by the dashed vertical line.  The NiGeSi thickness is ~30 nm.   
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Fig. 2.1(a) shows the top-view of a TLM structure with NiGeSi contacts on n
+ 
GaAs.  TEM analysis of a portion (A-A’) of the TLM structure (Fig. 2.7) clearly 
shows the poly-crystalline structure of NiGeSi, which has a thickness of ~30 nm.  No 
nickel germanide was observed on the SiO2 region, indicating good selectivity of 
GeSi epitaxy.  High Resolution TEM image shows good uniformity of the NiGeSi 
layer and several grains of NiGeSi could be observed clearly, showing a distinct 
interface between NiGeSi and GaAs.  Energy Dispersive x-Ray Spectrometry (EDX) 
indicates the approximate NiGeSi atomic composition ratio of Ni: Ge: Si = 39.8: 58.8: 
1.4.  SIMS analysis performed on the NiGeSi/n
+
GaAs contact shows the elemental 
distribution of Ga, As, Ni, Ge, and Si, as plotted in Fig. 2.8.  A NiGeSi layer was 
clearly observed and the gray dashed line represents the estimated position of the 
NiGeSi/GaAs interface.  The thickness of NiGeSi obtained from SIMS 
characterization is quite consistent with that obtained from TEM in Fig. 2.7.   
 
2.2.3 Electrical Characterization and Discussion 
After the first annealing at 250 °C and selective removal of unreacted Ni, the 
current-voltage (I-V) curve measured between two adjacent germanosilicide (Ni5Ge3, 
NiGe) contacts in a TLM structure does not show ohmic behavior as shown in Fig. 
2.9(a).  A second high temperature annealing at 500 °C converted the nickel 
germanide phases into a low resistivity nickel monogermanide phase, and probably 
helped to drive Ge and/or Si atoms diffusion into GaAs.  Therefore ohmic contact 
was achieved after the second high temperature annealing.  Ge has been also reported 
to dope GaAs heavily through interdiffusion between Ge and GaAs [2.22].  A Ge-rich 
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GaAs interfacial layer right beneath the NiGeSi was also detected by EDX.  For a 
metal-semiconductor junction with a high impurity doping concentration, increasing 
the n-type doping concentration in GaAs can help to achieve ohmic contact with low 
specific contact resistivity ρC since the tunneling process will dominate ρC.  Specific 









 ,    (2.1) 
where π is the ratio of a circle’s circumference to its diameter, εs is permittivity of 
semiconductor, mn
*
 is effective mass, ϕBn is the schottky barrier height, h is Planck’s 
constant, and ND is semiconductor doping concentration.  ρC is a very strong function 
of ND.  Contact resistance RC depends on the specific contact resistivity ρC, the sheet 
resistance of the S/D region Rsh, the width W and length L of the contact hole, and the 









 .    (2.2) 
To further understand the ohmic contact formation, a model was proposed to 
explain the mechanism of NiGeSi contacts in this Chapter.  The first low temperature 
(250 °C) annealing helps Ni react with GeSi to form nickel germanide compound.  
However, at this stage, the contact is still not ohmic yet, as shown in Fig. 2.9(a).  
During the second annealing at higher temperature (500 °C), mono-nickel germanide 
was formed and GeSi will diffuse into the underlying GaAs and form a heavily doped 
n
+
 GaAs interfacial layer.  From the band diagram illustrated in Fig. 2.9(b), such a 
heavily doped n
+ 
GaAs layer can enhance the field emission of electrons through the 
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Fig. 2.9. (a) I-V characteristics of NiGeSi before and after the second annealing.  (b) 
Band diagram shows that a heavily doped n
+ 
GaAs layer can enhance the field emission of 
electrons through the barrier.  This helps formation of an ohmic contact.   
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Contact Spacing d (m)
Contact Width: 
100 m
(a) (b)  
Fig. 2.10. (a) I-V curves measured between NiGeSi contacts with different contact 
spacing d formed on n
+
 GaAs.  Excellent ohmic behavior is observed.  (b) Plot of total 
resistance RT between two NiGeSi contacts as a function of the contact spacing d.  The 
extracted contact resistance RC is 1.57 kΩ∙μm.   
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After the two-step metallization, NiGeSi ohmic contacts were obtained, as 
shown in Fig. 2.10(a).  I-V characteristics were measured between two adjacent 
NiGeSi/n
+
GaAs contact pads separated by various contact spacings d.  The total 
resistance RT between two contacts decreases linearly with decreasing d.  By plotting 
RT versus d, as shown in Fig. 2.10(b), one can extract the contact resistance RC from 
the intercept of the linear fitting line with the vertical axis and the sheet resistance 
Rsh,GaAs of the doped substrate from the line slope.  Extracted RC and Rsh,GaAs were 
~1.57 kΩ∙μm and 852 Ω/□, respectively.  Both contact length L and contact width W 
of the TLM are 100 µm and thus the assumption of L > 1.5LT is valid, where LT is 
transfer length.  The specific contact resistivity ρC could be obtained by C C TR L W   
[2.34].  The calculated ρC = 2.9 × 10



























































































Fig. 2.11. (a) Reduction of RC with increasing measurement temperature was observed 
due to increased charge injection by thermionic emission.  Inset shows RT as a function of d 
at various temperatures. (b) Cumulative distribution of contact resistance gives the statistical 
summary of RC.  68.1% RC reduction was achieved by extending the second annealing 
duration.   
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Low temperature measurement was performed to investigate the effect of 
temperature (T) on RC as shown in Fig. 2.11(a).  The inset shows total resistance RT as 
a function of contact spacing d at various temperatures.  RC was found to decrease 
with increasing temperature from 170 K to 375 K, due to higher thermionic emission 
rate at elevated temperature.  For thermionic emission, the temperature dependence of 






  ,    (2.3) 
where k is Boltzmann’s constant, q is electronic charge, A* is Richardson’s constant, 
and ϕBn is Schottky barrier height.  From Equation (2.3), ρC is strongly dependent on 
the measurement temperature and a higher temperature would lead to a lower contact 
resistance.  This is in good agreement with our observation in Fig. 2.11(a).   
We found that extending the duration of the second annealing could further 
improve the contact resistance as well as the contact resistance variation.  Statistical 
data indicates that increasing the duration of the second annealing (500 °C) from 30 s 
to 60 s leads to a 68.1% reduction in RC [Fig 2.11(b)].  This is probably because the 
longer second annealing could further facilitate the diffusion of Ge and/or Si atoms 
into GaAs and lead to even higher doping in GaAs interfacial layer.  The increased 
doping would result in lower contact resistance as indicated by abovementioned 
Equations (2.1) and (2.2).   
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2.3 Device Integration and Characterization 
2.3.1 Integration of Self-aligned NiGeSi Contacts on GaAs n-MOSFETs 
The schematic and key process steps for integrating self-aligned NiGeSi 
contacts in a GaAs channel n-MOSFET are shown in Fig. 2.12.  Undoped (100) GaAs 
substrates served as starting substrates.  Prior to high-k dielectric deposition, 
hydrochloric acid (HCl：H2O = 1: 3) and ammonium hydroxide (NH4OH: H2O = 1: 
10) solutions were used to remove native oxide and excess arsenic on the GaAs 
surface.  Ammonium sulfide [(NH4)2S] solution was used for passivating the GaAs 
surface, effectively suppressing surface oxidation.  After pre-gate cleaning, the wafers 
were quickly loaded into a multiple-chamber gate cluster system, where a 600 ˚C 
vacuum anneal (VA), SiH4 and NH3 passivation (570 ˚C), and MOCVD deposition 
(576 ˚C) of HfAlO (~25 nm) were performed.  After post-gate dielectric deposition 
anneal at 525 ˚C for 60 s, ~130 nm tantalum nitride (TaN) was deposited by 
sputtering and ~ 30 nm PECVD SiO2 hard mask was deposited on top of TaN.  The 
purpose of the SiO2 hard mask is to cover the top surface of the TaN gate during the 
GeSi growth on GaAs S/D.  This also prevented the possible contamination of the 
growth chamber during the GeSi growth.  Then, SiO2/TaN layer was patterned by 
optical lithography and finally etched by Cl2-based plasma to form the gate electrode.   
S/D implantation (Si: 10 keV, 11014 cm-2 and 50 keV, 11014 cm-2) was 
carried out.  After the device was capped with a thin layer of SiO2, an 850°C RTA 
was used to activate the implanted Si dopant.  The capped SiO2 layer was used to 
prevent the III-V elements from out diffusion during the high temperature thermal 
annealing and was removed by dilute HF subsequently.  Then, SiON spacer was 
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formed by deposition of SiON and CHF3 based plasma etch.  The developed selective 
epitaxy process was employed to form single-crystalline GeSi (~40 nm) on the GaAs 
S/D regions after in-situ surface cleaning and treatment, as illustrated in Fig. 2.12(b).  
Good GeSi morphology and selectivity over the SiO2 hard mask and SiON spacer can 
be achieved.  Then, the two-step metallization process was carried out to form self-
aligned NiGeSi contacts, as shown in Fig. 2.12(c).  After Ni (~30 nm) deposition, a 
first RTA at 250 ˚C was performed followed by selective wet etch of unreacted Ni.  
After that, a RTA at 500 ˚C for 60 s was done to realize NiGeSi ohmic contacts.   
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Fig. 2.12. (a) Key process steps for first technology demonstration of III-V n-
MOSFETs with ‘salicide-like’ self-aligned contact.  (b) An epitaxy process for forming thin 
continuous GeSi layer on GaAs S/D regions was employed, followed by (c) Ni deposition 
and a novel two-step annealing process to form NiGeSi ohmic contacts on GaAs.   
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Fig. 2.13. (a) TEM image of the world’s first III-V n-MOSFET with ‘salicide-like’ self-
aligned contacts.  NiGeSi ohmic contacts were formed adjacent to the gate.  TaN metal-gate 
on HfAlO high-κ dielectric stack was used.  (b) Zoomed-in view of the NiGeSi formed on the 
Si implanted and annealed n
+
 GaAs S/D regions.   A SiH4+NH3 passivation technique was 
used to form high-quality gate dielectric on GaAs.  Insets show high resolution TEM images 





2.3.2 Device Characterization and Analysis 
Fig. 2.13 shows TEM images of a GaAs transistor with self-aligned NiGeSi 
contacts.  The device has a gate length of 800 nm and gate width of 100 μm.  TaN 
metal gate and HfAlO high-k dielectric with thickness of ~130 nm and ~25 nm were 
observed.  The NiGeSi contacts are well-formed and self-aligned to the gate and 
spacers, as shown in Fig. 2.13(a).  The dash line indicates the GaAs n
+
 junction 
formed by Si implantation and dopant activation annealing.  A zoomed-in view of the 
gate stack and self-aligned NiGeSi contact is shown in Fig. 2.13(b).  High resolution 
TEM image indicates that the NiGeSi is poly-crystalline and has a thickness of ~40 
nm.  EDX was performed showing that the approximate Ni: Ge atomic ratio is ~ 44: 
56.   
The devices with self-aligned contacts were electrically characterized and 
show good output characteristics.  Fig. 2.14(a) shows the threshold voltage (VT) 
dependence on device gate length LG.  VT was extracted using the linear extrapolation 
method at low drain voltage VD of 0.1 V.  VT roll-off was observed for devices with 
gate length ranging from 0.2 to 0.7 µm.  The statistical distribution of subthreshold 
swing (S) of over 30 GaAs n-MOSFETs is shown in Fig. 2.14(b), indicating an 
average value of ~270 mV/decade.  There is still much room to further improve S by 
scaling down equivalent oxide thickness (EOT) since the 25-nm HfAlO has a large 






  ,    (2.4) 
where k is  Boltzmann’s constant, T is temperature, q is electronic charge, Cd is 
depletion layer capacitance, and Cox is gate dielectric capacitance.   
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(a) (b)  
Fig. 2.14. (a) Dependence of the threshold voltage on the gate length LG, and (b) 
statistical plot of the subthreshold swing S extracted at VD = 0.1 V for a set of 33 n-MOSFETs 
with LG ranging from 0.2 to 1 μm.   
 
 
Fig. 2.15(a) plots the ID-VG characteristics of a n-MOSFET with gate length of 
500 nm and gate width of 100 µm, showing good transfer characteristics with on-
state/off-state drain current ratio of over 10
4
.  Drain voltage of 0.1 V and 0.8 V were 
applied.  Fig. 2.15(b) plots the ID-VD characteristics of the same device, showing good 
saturation and pinch-off characteristics.  Gate overdrive VG-VT was varied from 0 V to 
2.5 V in steps of 0.5 V.  ID-VD curves of another GaAs transistor with a smaller gate 
length of 300 nm also shows good output characteristics.  We notice a significant 
increase in drive current when the device gate length was reduced from 500 nm to 
300 nm (Fig. 2.16).  A reduced transistor gate length improves the device current 
drive capability.  The device with a 300 nm gate length also shows worse short 
channel effects as compared with the device with 500 nm gate length in Fig. 2.15.  
This is expected when the device gate length is scaled down [2.37].   
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Fig. 2.15. (a) ID-VG curves of an inversion-mode GaAs n-MOSFET with self-aligned 
NiGeSi contacts, gate length of 500 nm, and gate width of 100 μm, showing good transfer 
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Fig. 2.16. ID-VD curves of another GaAs transistor with self-aligned NiGeSi contacts, 
showing good output characteristics.  Device has a gate length of 300 nm, and a gate width of 
100 μm, showing higher drive current as compared with the device in Fig. 2.15.   
 
















































Fig. 2.17. Total resistance RT as a function of gate voltage for the same device in Fig. 
2.15.  RT = VD/IDlin and IDlin is drain current at linear regime (VD = 0.1 V).  Device channel 
resistance was modulated by applied gate voltage, leading to reduction of device total 
resistance with increased gate voltage.   
 46 
Fig. 2.17 plots the total resistance (RT) in the linear regime (VD = 0.1 V) as a 
function of gate voltage for the same device in Fig. 2.15.  The equation for the solid 
curve (red line) in Fig. 2.17 is given by [2.34]: 
RT = RSD + RCH = RSD + LG[WeffµeffCox(VG-VT)]
-1
,  (2.5)  
where RCH is channel resistance, LG and Weff are the device gate length and gate width, 
respectively, µeff is channel effective mobility, Cox is gate dielectric capacitance, and 
VG-VT is gate overdrive.  Equation (2.5) was used to fit the data points as shown by 
circles in Fig. 2.17.  During the data fitting, µeff is assumed to be constant in the 
region of strong inversion.  This would lead to a slight overestimation of extracted 
RSD.  The fitted curve was extrapolated to a large VG = 5 V to obtain the value of RSD, 
which is ~17 kΩ∙μm.  The obtained average RC from a number of TLM structures 
(second annealing at 500 °C, 60 s) is ~6 kΩ∙μm as obtained from Fig. 2.11(b).  The 
NiGeSi contact resistance in the source and drain regions would contribute ~12 
kΩ∙μm which takes up 70% of the device series resistance RSD.  The rest of the 
resistance components contributing 30% of RSD come from NiGeSi sheet resistance, 
n
+
 GaAs sheet resistance under spacer and spreading resistance in n
+
 GaAs source and 
drain regions.  As a first demonstration, the devices with self-aligned NiGeSi contacts 
still suffer from high RSD and large EOT, leading to a low drive current in this 
Chapter.  Further device optimization is still needed to achieve better drive current 
performance.  In Ref. [2.15] and Ref. [2.16], InGaAs transistors have self-aligned Mo 
contacts on n
+
 InAs S/D formed by MBE regrowth.  Although the authors expected a 
RSD of 600 Ω-um from the TLM data, yet the actual device electrical characteristics 
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showed an extremely high RSD of over 1000 kΩ-um.  The high RSD is due to the 
inability to regrow low resistance epitaxial InGaAs and a gap region with no regrowth 
next to the gate, as explained by the authors.  In Ref. [2.26], gold based material 
(NiAuGe) was used as the S/D contact material and the device showed relatively low 
RSD of 1.4 kΩ-um.  Although these contact technologies may achieve even lower RSD 
with further optimization, yet the integration in Ref. [2.15], Ref. [2.16] and Ref. [2.26] 
relies on precise control of the etching back process.  This is very challenging and 
might not be suitable for manufacturing.  In addition, gold based contact material is 
not CMOS compatible.   
Gate leakage current density JG was measured by sweeping the gate voltage 
with the source and drain grounded, as illustrated in Fig. 2.18 inset.  The low gate 
dielectric leakage current density suggests that the metallization process did not 
degrade the gate stack.  This indicates that the self-aligned metallization process is 
compatible with the GaAs transistor fabrication process and promising for future 
device integration.   











































Fig. 2.18. Small gate leakage current density JG was measured and normalized by gate 
area, indicating that the thermal steps of metallization are compatible with the TaN/HfAlO 
gate stack.   
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2.4 Summary 
A self-aligned ohmic contact metallization technology for GaAs was 
developed.  A continuous and single crystalline GeSi film was selectively grown on 
n
+
 GaAs for forming a NiGe-based contact using a two-step metallization process.  
Ohmic contact behavior of NiGeSi on n
+
 GaAs regions was obtained and contact 
resistance RC as low as 1.57 kΩ∙μm was also achieved from TLM structures.  The 
NiGeSi ohmic contact technology is compatible with GaAs n-MOSFETs fabrication 
and was used for the integration of GaAs transistor.  The devices with self-aligned 
NiGeSi contacts show good transfer and output characteristics.  This Chapter 
demonstrated the availability of self-aligned contact technology for III-V n-
MOSFETs, which is an important step towards realization of high performance logic 
devices based on III-V materials.  
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Indium Gallium Arsenide (InGaAs) has even higher electron mobility than 
GaAs and is more attractive as a channel material for n-channel MOSFETs (n-
MOSFETs) beyond the 22 nm technology node [3.1]-[3.17].  Much progress and very 
promising results on gate stack and interface engineering for InGaAs n-MOSFETs 
have been achieved recently [3.18]-[3.29].  To realize high performance InGaAs 
channel n-MOSFETs, reliable and low-resistance ohmic contacts to n
+
 InGaAs 
source/drain (S/D) also need to be developed [3.30]-[3.46].
 
  In addition, self-
alignment of the S/D contacts to the gate electrode is desirable for reduced S/D access 
resistances and for achieving reduced transistor footprint.   
In Chapter 2 of this thesis, a self-aligned NiGeSi contact metallization 
comprising selective epitaxy of GeSi and two-step metallization has been developed 
for GaAs n-MOSFETs.  However, this technology is not suitable for InGaAs n-
MOSFETs integration due to two reasons: 1) Selective growth of GeSi on InGaAs is 
very challenging; 2) The thermal budget of GeSi growth process (650 °C for oxide 
desorption and 565 °C for growth) is too high for the InGaAs gate stack if a gate-first 
fabrication process is used.  Therefore, a self-aligned metallization process for 
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InGaAs n-MOSFETs as simple as and similar to the salicidation process in Si CMOS 
technology is still unavailable and strongly desired.   
In this Chapter, we report the development of a self-aligned Nickel Indium 
Gallium Arsenide (Ni-InGaAs) metallization process for InGaAs channel n-
MOSFETs.  The self-aligned metallization process comprises conversion of sputtered 
Ni film on InGaAs into a uniform Ni-InGaAs film by rapid thermal annealing (RTA) 
and removal of unreacted Ni by selective wet etch.  Ni-InGaAs contacts were 
characterized by using high resolution Transmission Electron Microscopy (TEM), 
Energy-dispersive X-ray spectroscopy (EDX), X-Ray Diffraction (XRD) and 
Secondary Ion Mass Spectroscopy (SIMS).  The electrical properties of the contacts 
were also investigated by microscopic 4-point probe and Transfer Length Method 
(TLM) test structures.  The self-aligned Ni-InGaAs contacts were finally integrated in 
InGaAs channel n-MOSFETs with dopant-less S/D (i.e. metallic S/D, no Si doping in 
S/D) and doped S/D, respectively.  Both devices show good transfer and output 
characteristics.  As compared with transistors with metallic Ni-InGaAs S/D, devices 
with Ni-InGaAs contacts formed on Si-doped S/D show significantly improved off-
state current IOFF.  Device series resistance (RSD) was extracted and various resistance 
components that contributed to RSD were also investigated.   
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3.2 Development of Self-Aligned Ni-InGaAs Contact Technology 
3.2.1 Reaction of Ni with InGaAs 





) grown on bulk InP and were purchased from an expitaxy vendor.  After native 
oxide removal in hydrochloric acid (HCl: H2O = 1: 3), 30 nm of Ni was deposited on 
the wafer by sputtering.  The wafer was then cut into pieces, and each piece went 
through RTA at a fixed temperature for 60 s in N2 ambient.  The anneal temperature 
was varied among the samples.   
Sheet resistance Rsh was measured by 4-point probe right after the Ni-on-
InGaAs (denoted as “Ni/InGaAs”) samples were annealed at various temperatures 
(150 - 400 °C).  Fig. 3.1 shows the Rsh of Ni/InGaAs samples as a function of 
annealing temperatures (squares).  The sample structure is illustrated in the inset.  Rsh 
of the samples is similar to that of the as-deposited Ni/InGaAs sample (~11 Ω/square) 
when RTA temperature is below 250 °C.  However, Rsh increases to ~18 Ω/square 
when annealing temperature is at or above 250 °C, indicating that reaction between 
Ni and InGaAs is initiated at about 250 °C.  The reaction converts the deposited Ni 
film into a Ni-InGaAs film which has higher resistivity than Ni and thus leads to an 
increase of Rsh.  The reaction between Ni and InGaAs was controlled by diffusion of 
Ni atoms into InGaAs during RTA and a similar reaction between Ni and InAs was 
also reported by Chueh et al. [3.47].  Ni reacts with InAs to form a compound of Ni, 
In, and As which forms an ohmic contact on n-type InAs [3.48].   
As a low temperature of ~250 °C is used for Ni-InGaAs formation, a 
metallization process involving Ni-InGaAs would incur a low thermal budget.  This is 
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advantageous for maintaining the integrity of the gate stack on InGaAs using a gate-
first fabrication process flow.   
A wet etch was also developed to selectively remove unreacted Ni.  In our 
etch study, it is found that the etch rate of Ni-InGaAs film in concentrated HCl (37% 
weight per volume) is less than 5 nm/minute while the etch rate of Ni is over 60 
nm/minute.  An etch selectivity of ~15 for Ni over Ni-InGaAs can be achieved by 
using concentrated HCl [3.49].  Ni-InGaAs samples exhibit low sheet resistance even 
after etching in concentrated HCl for 30 s, as shown in Fig. 3.1 (circles).  However, 
for Ni/InGaAs annealed at or below 250 °C, there was no metallic film on the sample 
surface after the HCl etch.  The Rsh measured is huge (> 20 kΩ/square), and is that of 
p-InGaAs.   
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Fig. 3.1. Sheet resistance of the Ni/InGaAs samples was measured right after 
annealing at different temperatures (squares) for 60 s.  After selective etch, sheet resistance 
was also measured (circles).  Ni-InGaAs is formed when the temperature is above 250 °C and 
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Fig. 3.2. (a) A ~30 nm polycrystalline Ni film was deposited on InGaAs substrate.  (b) 
After RTA at 250 °C for 60 s, a ~45 nm Ni-InGaAs film was uniformly formed with darker 
contrast with respect to the substrate.  (c) High resolution TEM shows the zoomed-in view of 
the Ni-InGaAs/InGaAs interface, featuring a very abrupt interface.  Ni-InGaAs has a 
crystalline structure with an approximate atomic composition of Ni: In: Ga: As = 51: 12: 14: 
23.   
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Fig. 3.2(a) shows a TEM image of ~30 nm as-deposited Ni on single 
crystalline p-InGaAs.  The Ni film has a poly-crystalline structure.  After RTA at 
250 °C for 60 s, the 30 nm Ni reacted InGaAs to form a ~45 nm thick Ni-InGaAs film 
with good uniformity, as shown in Fig. 3.2(b).  The contrast between Ni-InGaAs and 
InGaAs is good, and the interface between Ni-InGaAs and InGaAs can be clearly 
seen in Fig. 3.2(b).  A high resolution TEM in Fig. 3.2(c) shows a zoomed-in view of 
the interface.  The Ni-InGaAs layer also has a crystalline structure.  EDX 
characterization at localized spots in the Ni-InGaAs film was performed to check the 
Ni-InGaAs composition.  The Ni-InGaAs layer was found to have a Ni: In: Ga: As 
atomic ratio of 51: 12: 14: 23.   
XRD General Area Detector Diffraction System scan (GADDS) was 
performed on as-deposited Ni/InGaAs sample as well as Ni/InGaAs samples after 200 
and 250 °C annealing.  The XRD spectrum is shown in Fig. 3.3(a).  As-deposited 
Ni/InGaAs sample as well as Ni/InGaAs sample annealed at 200 °C for 60 s show the 
Ni (111) peak.  The ring in the distributed intensity (inset A) indicates the poly-
crystalline nature of the Ni film.  This implies that Ni does not react with InGaAs at 
200 °C and is confirmed by TEM characterization.  However, when Ni/InGaAs went 
through a 250 °C anneal, the Ni (111) peak disappears and a new peak related to Ni-
InGaAs is observed.  The high intensity and well defined spot as shown in inset B 
indicate that the Ni-InGaAs has a preferred orientation.  SIMS in Fig. 3.3(b) shows 
the elemental distribution of Ni, In, Ga, and As for Ni-InGaAs formed using a 250 °C 
60 s anneal.  The SIMS profile also shows a uniform elemental distribution in Ni-
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InGaAs.  The vertical grey line indicates the estimated position of the interface 
between Ni-InGaAs film and the InGaAs substrate.   
30 45 60 75 90



















































30 45 60 75 90



















































Fig. 3.3. (a) XRD indicating that as-deposited Ni/InGaAs sample and Ni/InGaAs 
sample annealed at 200 °C for 60 s have ploy-crystalline Ni and that Ni-InGaAs was formed 
after the sample was annealed at 250 °C.  (b) SIMS profile shows the elemental distribution 
and confirms the formation of Ni-InGaAs.   
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3.2.2 Electrical Properties of Ni-InGaAs Contacts 
The electrical properties of Ni-InGaAs film were further investigated.  Sheet 
resistance mapping of the ~45 nm thick Ni-InGaAs film was performed using a 
microscopic 4-point probe, in which the adjacent probe tips are separated by ~10 m 
(Fig. 3.4).  Rsh measurement was taken at 121 locations in a 11×11 matrix with a 
separation of 100 m in both x and y directions.  The distribution of Rsh of Ni-InGaAs 
in a 1 mm  1 mm area is plotted in Fig. 3.4.  Rsh values range from 20.4 to 22.4 
Ω/square with an average of 21.3 Ω/square.  The Rsh distribution is tight with standard 
deviation smaller than 0.4 Ω/square across the 1 mm  1 mm area.  This is consistent 
with the TEM results indicating a very uniform Ni-InGaAs thickness (tNi-InGaAs).  
Using ρNi-InGaAs = Rsh  tNi-InGaAs, the resistivity of the Ni-InGaAs film was calculated 












































Fig. 3.4. The cumulative plot shows Rsh distribution in area of 1 mm  1 mm for the 
Ni-InGaAs film.  Rsh mapping was performed using microscopic 4-point probe.  Rsh 
distribution ranges from 20.422.4 Ω/square, with an average of 21.3 Ω/square.   
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Fig. 3.5.  (a) The inset shows the top view of the TLM structure with Ni-InGaAs 
contacts formed on n
+
 InGaAs, as obtained by optical microscopy.  I-V characteristics were 
measured between two adjacent Ni-InGaAs contact pads separated by various contact 
spacings d, showing good ohmic behavior.  (b) Contact resistance RC was extracted from the 
intercept of the linear fitting line with the vertical axis and the sheet resistance Rsh,InGaAs of the 
n
+
 InGaAs from the line slope.   
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The work function of Ni-InGaAs and the band alignment between Ni-InGaAs 
and InGaAs were investigated using photoelectron spectroscopy and the vacuum 
work function of Ni-InGaAs is obtained to be ~5.1 eV using ultra-violet spectroscopy 
(UPS) [3.50].  In addition, it was observed that the Fermi level of Ni-InGaAs is 
pinned to near the conduction band of InGaAs.  For Ni-InGaAs formed on p-type 
InGaAs, this gives a Schottky contact with a hole barrier height of 0.8  0.1 eV [3.50].  
Ni-InGaAs would tend to form an ohmic contact on n-type InGaAs.   
TLM test structures were fabricated to enable the extraction of contact 
resistance RC of Ni-InGaAs on n
+
 InGaAs.  Si-doped n-InGaAs well was formed by 
Si
+




.  The projected Si
+
 
implant depth and straggle are 40 nm and 21 nm as simulated by Stopping and Range 
of Ions in Matter (SRIM) [3.51].  A thin capping layer of SiO2 (~30 nm) was then 
deposited before dopant activation at 600 °C for 60 s.  The purpose of the SiO2 was to 
prevent dopant out-diffusion during dopant activation anneal.  The active carrier 
concentration ND at similar Si
+
 implant and activation annealing condition has been 




 [3.52].  The SiO2 capping layer was patterned and etched 
to define contact holes that exposed the n
+
 InGaAs surface for Ni-InGaAs contact 
formation.  Fig. 3.5(a) inset shows the top view of the TLM structure with Ni-InGaAs 
contacts formed on n
+
 InGaAs, as obtained by optical microscopy.   
I-V characteristics were measured between two adjacent Ni-InGaAs contact 
pads separated by various contact spacings d, showing good ohmic behavior [Fig. 
3.5(a)].  By plotting the total resistance between two contacts RT versus spacing d, as 
shown in Fig. 3.5(b), the contact resistance RC can be extracted from the intercept of 
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the linear fitting line with the vertical axis and the sheet resistance Rsh,InGaAs of the 
doped substrate can also be extracted from the line slope.  RC and Rsh,InGaAs were 
obtained to be ~1.27 kΩ∙μm and 30.4 Ω/square, respectively.  Both contact length L 
and contact width W of the TLM are 100 µm and thus the assumption of L > 1.5LT is 
valid, where LT is transfer length.  The specific contact resistivity ρC could be 
obtained by C C TR L W  .  The calculated ρC = 5.4 × 10
-4
 Ω·cm2.   
Ni-InGaAs/p-InGaAs Schottky diodes and Ni-InGaAs/n-InGaAs/p-InGaAs 
diodes were fabricated, as illustrated in the inset of Fig. 3.6.  Ni-InGaAs shows good 
rectifying behavior on p-InGaAs with forward current/reverse current ratio of over ~4 
orders of magnitude (Fig. 3.6).  Ni-InGaAs/n-InGaAs/p-InGaAs diodes show a lower 
reverse current as compared with Ni-InGaAs/p-InGaAs Schottky diodes.  The PN 
diodes also show better saturation of the reverse current.  There is an important 
difference between a Schottky diode and a PN junction diode in the magnitudes of the 
reverse-saturation current density.  The reverse-saturation current density of the 









 ,    (3.1) 
where A* is the effective Richardson constant for thermionic emission, ϕBn is 
Schottky barrier height, T is temperature, q is electronic charge, and k is Boltzmann’s 
constant.  The ideal reverse-saturation current density of the PN junction diode JS,PN 
can be written as [3.53]: 
,
n po p no
S PN
n p
qD n qD p
J
L L
  ,    (3.2) 
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where q is electronic charge, npo ( or pno) is thermal equilibrium minority electron (or 
hole) carrier concentration in p (or n) region, Dn and Dp are diffusion coefficient for 
electron and hole, respectively, Ln and Lp are electron and hole diffusion lengths, 
respectively.   
The forms of the Equations (3.1) and (3.2) are vastly different, and the current 
mechanism in the two diodes is different.  The higher reverse current of Ni-InGaAs/p-
InGaAs Schottky diodes is mainly contributed by thermionic emission of majority 
carriers (holes) over a barrier, which is 1 - 2 orders of magnitude higher than the drift 
current of minority carriers in the n-InGaAs/p-InGaAs junction (Fig. 3.6).   
 









































Fig. 3.6. Ni-InGaAs/p-InGaAs Schottky diodes and Ni-InGaAs/n-InGaAs/p-InGaAs 
diodes were fabricated, as illustrated in the inset.  Ni-InGaAs shows good rectifying behavior 
on p-InGaAs with forward current/reverse current ratio of over ~4 orders of magnitude.  Ni-
InGaAs/n-InGaAs/p-InGaAs diodes show a much lower reverse saturation current as 
compared with Ni-InGaAs/p-InGaAs Schottky diodes.   
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3.3 Device Integration and Characterization 
3.3.1 Integration of Self-aligned Ni-InGaAs Contacts on InGaAs n-MOSFETs 
The process flow for transistor fabrication is summarized in Fig. 3.7(a).  The 
device structure for InGaAs channel n-MOSFETs with self-aligned Ni-InGaAs 
contacts is also illustrated in Fig. 3.7 (b), (c) and (d).  The starting substrates are 2-




) InP wafers.  A 500 nm thick In0.53Ga0.47As with p-type 




 and a 20 nm thick In0.7Ga0.3As 




 were sequentially grown by molecular beam epitaxy by an 
external vendor.  Before high-k dielectric deposition, exactly the same pre-gate 
cleaning process for GaAs transistor, as described in Chapter 2, was performed for 
the substrate.  HCl, ammonium hydroxide (NH4OH) and ammonium sulfide (NH4)2S 
solutions were used for cleaning and treating the InGaAs surface.  The samples were 
then quickly loaded into an atomic layer deposition (ALD) tool and ~7 nm of 
aluminum oxide (Al2O3) was deposited.  ~100 nm TaN was deposited by sputtering, 
patterned by optical lithography and finally etched by Cl2-based plasma to form the 
gate electrode.   
After gate stack (TaN-on-Al2O3, denoted as “TaN/Al2O3”) formation, one 
batch of devices (implanted devices) went through Si
+
 S/D implant at an energy of 40 




.  After the devices were capped with a thin layer of 
SiO2, dopant activation anneal was performed at 600 °C for 60 s.  The other batch of 
devices (control devices) did not receive Si
+
 implant and dopant activation anneal.  
Both batches of devices subsequently went through the same salicide-like self-aligned 
metallization process.  ~30 nm Ni was firstly deposited on the device samples, as 
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illustrated in Fig. 3.7(b).  Ni film was uniformly deposited over the gate stack and 
S/D regions.  The horizontal dotted line indicates the Ni/InGaAs interface and the 
dashed line indicates the n-InGaAs well formed by Si
+
 implant [Fig. 3.7(b)].  Then, 
RTA at 250 °C for 60 s was done to initiate Ni reaction with InGaAs.  The deposited 
Ni in S/D regions was completely consumed as Ni-InGaAs was formed during the 
thermal anneal, as shown in Fig. 3.7(c).   
Pre-clean substrate with chemical
(HCl, NH4OH, and (NH4)2S)
ALD Al2O3 deposition
TaN deposition and patterning
Splits:
- S/D Si+ implant (40 keV, 1014 cm-2)
Dopant activation (600 ºC, 60 s)
-Control (without implant and anneal)
Nickel deposition 
Rapid thermal anneal (250 ºC, 60 s)



















Fig. 3.7. Process flow for fabricating InGaAs channel n-MOSFETs with self-aligned 
Ni-InGaAs contacts.  S/D implant and dopant activation annealing were performed for one 
batch of devices (implanted devices), while the other batch of devices (control devices) 
skipped both the implant and activation annealing.  (b) Ni was uniformly deposited on the 
gate and S/D regions of the device sample.  (c) After thermal annealing, Ni diffuses into 
InGaAs and reacts with InGaAs by forming Ni-InGaAs.  Ni-InGaAs formed on the surface of 
InGaAs shows a darker contrast with the InGaAs substrate.  (d) Unreacted Ni over gate stack 
was selective removed by a selective wet etch using HCl solution.  The cross-section TEM 
image shows the final structure of an InGaAs device with self-aligned Ni-InGaAs contacts.  
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The Ni-InGaAs contact appears as a darker region formed on the surface of InGaAs, lying 
adjacent and well aligned to the TaN/Al2O3 gate stack.   
The reaction between Ni and InGaAs was controlled by diffusion of Ni atoms 
into InGaAs during the thermal annealing.  In the case of TiSi2 and CoSi, the 
dominant diffusing species is Si.  The movement of Si atoms into the metal film has a 
potential issue in Si MOSFETs as silicidation may also occur on the sides of spacers 
and this phenomenon is known as creep-up [3.54].  The possibility of salicide bridges 
forming between the gate and S/D is high when the creep-up is significant.  However, 
the Ni-InGaAs metallization proceeds by the movement of Ni into the InGaAs 
substrate as seen from Fig. 3.7(c), similar to NiSi formation.  In addition, Ni does not 
react with TaN metal gate, as compared with Ti, Co and Ni that would react with 
polysilicon gate in Si CMOS process flows where gate spacers are not used.  The 
bridging issue that would cause gate-to-S/D shorts does not occur even without use of 
spacers when the salicide-like Ni-InGaAs metallization process is integrated in metal-
gate InGaAs n-MOSFETs.  The fabrication process was completed by removal of 
unreacted Ni over the gate stack in HCl solution [Fig. 3.7(d)].   
TEM image in Fig. 3.7(d) shows the final cross-section structure of an InGaAs 
channel n-MOSFETs with self-aligned Ni-InGaAs contacts.  The self-aligned Ni-
InGaAs contact appears as a darker region formed on the surface of the InGaAs 
substrate, lying adjacent and well aligned to the TaN/Al2O3 gate stack.  A continuous 
Ni-InGaAs layer with good morphology was formed, showing good contrast with 
respect to the underlying InGaAs layer.  The Ni-InGaAs layer thickness is measured 
to be ~30 nm, and is uniform over the entire S/D regions.  EDX was performed to 
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obtain Ni-InGaAs atomic composition.  Atomic concentration versus depth as plotted 
in Fig. 3.8 shows a uniform composition across the whole Ni-InGaAs layer. 
































Fig. 3.8. EDX characterization at localized spots in the Ni-InGaAs region was 
performed to obtain the Ni-InGaAs composition.  Atomic concentration versus depth shows a 
uniform composition ratio of Ni: In: Ga: As = 51: 12: 14: 23 through the entire Ni-InGaAs 







3.3.2 Device Characterization and Analysis 
Both implanted and control InGaAs channel n-MOSFETs were electrically 
characterized.  Fig. 3.9(a) shows the ID -VG transfer characteristics of devices with a 
gate length (LG) of 1 µm.  The device gate length was confirmed using SEM.  The 
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.  Device with S/D 
implant shows significantly lower off-current IOFF as compared with the device 
without S/D implant.  The higher IOFF of the devices with Ni-InGaAs S/D is due to 
the high reverse current of Ni-InGaAs/p-InGaAs Schottky diode.  Therefore, forming 
n-InGaAs/p-InGaAs junction in the S/D regions helps to suppress the junction 
leakage significantly.  This was explained in Section 3.2 of this Chapter.  We also 
examined the gate leakage current for both devices and they show comparable gate 
current below the level of ~10
-11A/μm [Fig. 3.9(a)].   
The individual threshold voltage VT for a device in the linear regime (VD = 0.1 
V) was determined by maximum transconductance (Gm,ext) method [3.55].  The ID -VD 
output characteristics of the transistors at various gate overdrive VG –VT from 0 to 2.5 
V in steps of 0.5 V are plotted in Fig 3.9(b).  Both devices exhibit good saturation and 
pinch-off characteristics.  The drain current of a long channel MOSFET with doped 
S/D is determined by the drift current that flows from the source to the drain.  In a 
long channel MOSFET with metallic S/D (or Schottky S/D), a Schottky barrier height 
exists at the metal-semiconductor interface, and the drain current could be 
additionally limited by carrier emission across the source-to-channel Schottky barrier 
and/or across the channel-to-drain energy barrier, depending on the terminal biases.  
The channel-to-drain energy barrier exists at low VD, but disappears at higher VD.  
This might explain the observation that at low VD the device with metallic S/D shows 
a lower drain current than the device with doped S/D, but both devices show similar 
drain current at higher VD.   
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Fig. 3.9. (a) ID - VG transfer characteristics of implanted and control In0.7Ga0.3As 
channel n-MOSFETs with gate length of 1 µm.  IOFF for the implanted device is significantly 
reduced as compared with the control device.  Gate leakage current IG is also plotted.  (b) ID - 
VD output characteristics of the transistors at various gate overdrives.   
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Fig. 3.10. I-V characteristics of source-to-drain back-to-back diodes for both devices.  
The current was normalized by gate width Weff = 100 μm.  Device with implanted S/D shows 




I-V characteristics of source-to-drain back-to-back diodes for both devices 
were measured and plotted in Fig. 3.10.  The current was normalized by device gate 
width Weff = 100 μm.  Device with implanted S/D shows a much lower junction 
leakage current.  VT' is the mean threshold voltage of a group of devices with or 
without S/D implant.  IOFF was defined at gate overdrive VG - VT' of -0.3 V and ION 
was defined at gate overdrive VG - VT' of 1.8 V.  Fig. 3.11(a) and (b) compare ION-IOFF 
characteristics of two groups of devices in the linear and saturation region, 
respectively.  The gate length of the devices ranges from 1 µm to 20 µm.  IOFF was 
significantly suppressed for devices with Si
 
doped S/D.  Over 5 times and 30 times 
reduction of IOFF is observed in the linear and saturation region, respectively.   
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Fig. 3.11. (a) ION-IOFF characteristics of implanted and control devices in the linear 
region (VD = 0.1 V).  IOFF and ION are defined at gate overdrives VG - VT' of -0.3 V and 1.8 V, 
respectively.  (b) ION-IOFF characteristics in the saturation region (VD = 1.1 V).  IOFF was 
significantly suppressed for devices with n
+
 S/D implant.  Over 5 times and 30 times 
reduction of IOFF was observed in the linear and saturation region, respectively.   
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The intrinsic transconductance (Gm,int) of a transistor can be extracted from 
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,    (3.3) 
where RSD is the total series resistance given by RSD = RS + RD.  Source parasitic 
resistance RS and drain parasitic resistance RD are assumed to be equal.  The 
extraction of individual RSD for devices will be discussed later.  Gd is the measured 
drain conductance defined by /d D DG I V   .  For a long channel device operated in 












,    (3.4) 
since the drain conductance Gd can be assumed to be zero.  This assumption was 
reasonable for a long channel MOSFET, as observed in Fig. 3.9(b).   
Fig. 3.12 plots the Gm,ext (solid circles) and Gm,int (open circles) for the same 
pair of devices in Fig. 3.9.  Both devices show comparable Gm,ext of ~75 μS/μm and 
Gm,int of ~95 μS/μm at applied drain voltage of 1.1 V.  We note that peak intrinsic 
transconductance and on-state current are low, and this is primarily due to the large 
gate length and large EOT (~3.5 nm) of the gate dielectric.  The RSD of individual 
devices was extracted using the same method as described in Chapter 2.  Fig. 3.13 
plots the total resistance RT in the linear regime (VD = 0.1 V) as a function of gate 
voltage for the same pair of devices in Fig. 3.9.  RT could be written as [3.55]: 
 RT = RSD + LG[WeffµeffCox(VG-VT)]
-1
,   (3.5) 
where LG is gate length, Weff is gate width, µeff is channel effective mobility, Cox is  
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Fig. 3.12. Gm,ext (solid circles) and Gm,int (open circles) was plotted for control and 
implanted devices.  Both devices show comparable extrinsic and intrinsic transconductane at 
VD of 1.1 V.   
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Fig. 3.13. Total resistance RT in the linear regime (VD = 0.1 V) as a function of gate 
voltage for the same pair of devices in Fig. 3.9.  Equation (3.5)
 
was used to fit the data points 
(circles).  The fitted solid curves were extrapolated to VG = 10 V to obtain the value of RSD.   
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 = 0.1 V
 
Fig. 3.14. RT in the linear regime (VD = 0.1 V) as a function of LG at a specified gate 
overdrive VG – VT of 1.8 V.   Equation (3.5)
 
was used to fit the data points (circles and 
squares).  The fitted curves were extrapolated to LG = 0 to obtain the value of RSD.  The 






gate oxide capacitance, and VG-VT is gate overdrive.  Equation (3.5) was used to fit 
the experimental data points (circles) and the fitted solid curves were extrapolated to 
a large VG = 10 V to obtain RSD.  The obtained RSD for control device and implanted 
device are ~5.7 and 5.5 kΩ∙μm, respectively (Fig. 3.13).   
Fig. 3.14 also plots the RT in the linear regime (VD = 0.1 V) as a function of LG 
at a specified VG – VT of 1.8 V.  Gate length LG was confirmed by SEM inspection.  
Equation (3.5) was used to fit the data points (squares and circles).  The fitted curves 
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were extrapolated to LG = 0 to obtain the value of RSD.  The obtained RSD values for 
control and implanted devices are ~6 kΩ∙µm and 5.3 kΩ∙µm, respectively.  These 
values are extracted from a group of devices and are quite consistent with the 
individual RSD we obtained in Fig. 3.13 using a RT versus VG method.   
Fig. 3.15(a) shows the device layout.  The device source or drain region has 
an area of 100 μm × 100 μm.  The schematic of a device cross section [Fig. 3.15(b)] 
along (A-A') shows that the device RSD has main contributions from Ni-InGaAs sheet 
resistance RNi-InGaAs and Ni-InGaAs contact resistance RC, which can be described by:  
RSD = RNi-InGaAs + RC.    (3.6) 
The obtained Ni-InGaAs contact resistance RC from TLM structures is ~1.27 kΩ∙μm 
[Fig. 3.5].  The Ni-InGaAs RC in the source and drain regions would contribute a total 
resistance of 2RC = ~2.5 kΩ∙μm to RSD.  The S/D probes are ~50 µm (Dsp = ~ 50 µm) 
away from the device channel as the probes were landed in the center of the S/D 
regions during the measurement.  Based on the device S/D geometry shown in Fig. 
3.15, Ni-InGaAs resistance could be calculated as: 
RNi-InGaAs' = (Dsp/Weff) × Rsh,Ni-InGaAs,    (3.7) 
and    RNi-InGaAs = Weff × (Dsp/Weff) × Rsh,Ni-InGaAs  = Dsp × Rsh,Ni-InGaAs, (3.8) 
where RNi-InGaAs' is Ni-InGaAs resistance (Ω) before normalization and RNi-InGaAs is the 
resistance (Ω∙μm) after normalized by the device gate width Weff = 100 μm.  Sheet 
resistance Rsh,Ni-InGaAs = 30 Ω/square for 30 nm thick Ni-InGaAs film in S/D regions.  









RSD = 2(RNi-InGaAs+ RC)





(b) Cross Section (A-A')
Weff
 
Fig. 3.15. (a) The device layout showing that the source or drain has an area of 100 μm 
× 100 μm.  (b) The schematic of the device cross section (A-A') shows that series resistance 
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Fig. 3.16. Ni-InGaAs resistance and Ni-InGaAs contact resistance are the main 
resistance components of the transistor RSD and they lead to a contribution of 46% and 54 % 
to RSD, respectively.   
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Fig. 3.16 shows the resistance contribution of Ni-InGaAs sheet resistance and 
Ni-InGaAs contact resistance, the sum of which is ~5.5 kΩ∙μm and is in good 
agreement with the extracted RSD (5.3 ~ 6 kΩ∙μm).  In this case, Ni-InGaAs sheet 
resistance and Ni-InGaAs contact resistance lead to a contribution of 46% and 54 % 
to the device total RSD, respectively.  We should note that the Ni-InGaAs sheet 
resistance component could be further reduced by moving the probe closer the device 
channel (reduced Dsp) during the measurement. We compared the RSD of this work 
with the values reported in other works.  Various contact materials were used and 
integrated on either implanted or in-situ doped S/D.  Lowest RSD were achieved in 
this work among the transistors with implanted S/D.  We noticed that the transistors 
with in-situ doped S/D shows much lower RSD, due to their much higher S/D doping 
concentration.  Ni-InGaAs contact resistance could also be reduced by using a heavily 
doped (ND = 5×19 cm
-3














































doped S/D  
Fig. 3.17. RSD of this work is the lowest among the reported RSD values for transistors 
with implanted S/D.  It is found that transistors with in-situ doped S/D show much lower RSD.   
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3.4 Summary 
A salicide-like self-aligned Ni-InGaAs contact technology for InGaAs n-
MOSFETs was developed in this Chapter.  Ni-InGaAs contacts were studied 
comprehensively by means of material and electrical characterization.  This self-
aligned contact technology was used in the fabrication of InGaAs channel n-
MOSFETs.  InGaAs channel n-MOSFETs with self-aligned metallic Ni-InGaAs S/D 
as well as Si-doped S/D with Ni-InGaAs contacts were realized and characterized.  
Both devices show good electrical characteristics.  Implanted devices exhibit 
significantly lower IOFF compared with devices without implant (metallic S/D).  
Device series resistance RSD was investigated and was mainly contributed by Ni-
InGaAs sheet resistance and Ni-InGaAs contact resistance.  In summary, the self-
aligned contacts are promising for future InGaAs n-MOSFETs integration in high 
performance low power logic applications.   
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InGaAs channel non-planar MOSFETs (FinFETs, Multiple-gate FETs, Tri-
gate FETs, or Gate-all-around FETs) could be adopted as n-channel logic transistors 
in sub-10 nm technology nodes [4.1]-[4.7].  Purdue University demonstrated the first 
InGaAs FinFET in year 2009 [4.1].  After that, our group at the National University 
of Singapore (NUS) [4.2] and Intel Corporation [4.3],[4.4] also reported InGaAs 
Multiple-gate and Tri-gate n-MOSFETs.  Purdue University recently also 
demonstrated InGaAs channel gate-all-around (GAA) n-MOSFETs [4.5].  These 
results indicate that InGaAs non-planar n-MOSFETs have improved electrostatics 
and can achieve much better control of short-channel effects (SCEs) than InGaAs 
planar n-MOSFETs.   
High quality high-k gate dielectric interface with small equivalent oxide 
thickness (EOT) on the InGaAs fin was demonstrated by Intel [4.4].  The Tri-gate 
FETs exhibit impressive electrical characteristics, showing subthreshold swing S of 
95 mV/decade and drain induced barrier lowering (DIBL) of ~50 mV/V at a channel 
length LCH of 60 nm [4.4].  Aggressive scaling of fin width in FinFETs for control of 
SCEs may lead to high source/drain (S/D) series resistance (RSD) and RSD will affect 
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the drive current performance.  However, there is still lack of research for RSD 
engineering for InGaAs FinFETs.  Table 4.1 summarizes the state-of-art S/D contact 
technologies for InGaAs non-planar MOSFETs.  Conventional implantation (e.g. Si, 
Se) and dopant activation anneal are usually used to form n-type S/D doping and the 




 [4.8].  In-situ Si-doped 




 [4.9],[4.10].  Materials such 
as NiAuGe and PdGe have been employed as S/D contacts for InGaAs FinFETs and 
are usually formed by a non-self-aligned method [4.1]-[4.5].  International 
Technology Roadmap for Semiconductors (ITRS) requires RSD below 131 Ω∙μm for 
III-V multiple-gate n-MOSFETs [4.11].  However, the reported values of RSD of 
InGaAs non-planar n-MOSFETs are still higher than 1000 Ω∙μm, as shown in Table 
4.1.   
 










































Development of reliable, CMOS compatible, and low-resistance S/D ohmic 
contacts is needed for InGaAs FinFETs in order to realize high drive current 
performance.
 
  In addition, self-alignment of the S/D contacts to the gate electrode is 
desirable for reduced S/D access resistance and for continual scaling of the transistor 
footprint [4.11]-[4.19].
 
  However, there is no report of integration of low-resistance, 
self-aligned S/D contacts in InGaAs FinFETs.   
In this Chapter, a gate-last fabrication process for InGaAs FinFETs is 
developed and the integration of self-aligned Ni-InGaAs contacts in the FinFETs with 
sub-100 nm channel lengths LCH is demonstrated [4.6],[4.7].  The gate-last FinFET 
process development involves the design of III-V layer structure, selective wet etch of 
n
+
 InGaAs, and plasma etch of InGaAs fin.  The process development will be 
discussed in detail.  The FinFET fabrication process also includes a salicide-like Ni-
InGaAs metallization process [4.15]-[4.18] documented in Chapter 3.  The 
metallization process converts deposited Ni on n
+
 InGaAs into a uniform Ni-InGaAs 
film by rapid thermal annealing (RTA) and removal of unreacted Ni by selective wet 
etch.  Ni-InGaAs contacts formed on in-situ doped n
+
 InGaAs S/D show low contact 
resistance (RC) and low sheet resistance (Rsh).  With the integration of self-aligned Ni-
InGaAs contacts, the InGaAs FinFETs show good drive current performance.  The 
FinFET device has a RSD of ~364 Ω∙μm and resistance contributions from various 
resistance components were analyzed.  Knowing the contribution of each resistance 
component provides guidance for further RSD engineering.   
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4.2 Process Development for Fabrication of InGaAs FinFETs 
4.2.1 Design of III-V Layer Structure 
Fig. 4.1 illustrates the III-V layer structure that was used for fabrication of 
InGaAs FinFETs.  2-inch semi-insulating InP wafers served as the starting substrates.  
300 nm undoped In0.52Al0.48As, 50 nm undoped In0.53Ga0.47As, 2 nm undoped InP, and 
30 nm n
+
 In0.53Ga0.47As were sequentially grown by molecular beam epitaxy by an 
external vendor.  The top n
+
 In0.53Ga0.47As layer was in-situ doped with Si and was 





which would help reduce device RSD.  Undoped InP (2 nm) serves as an etch stop 
layer and a capping layer for the undoped In0.53Ga0.47As channel.  InP capping has 
been reported to increase channel electron mobility in InGaAs devices [4.20],[4.21].  
The In0.53Ga0.47As channel layer has a thickness of 50 nm and will be etched into fins.  
The undoped In0.52Al0.48As (300 nm) has a large bandgap (1.47 eV) and was used as 
underlying barrier layer to reduce the device source-to-drain leakage.   
Semi-Insulating InP
In0.52Al0.48As (300 nm)         undoped
In0.53Ga0.47As (50 nm) undoped
n+ In0.53Ga0.47As (30 nm)     ND = 5×1019 cm-3
InP (2 nm) undoped
  
Fig. 4.1. Layer structure of III-V wafer for In0.53Ga0.47As FinFET fabrication.  The III-
V layers were grown on 2-inch semi-insulating InP substrate by molecular beam epitaxy.   
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4.2.2 Selective Wet Etch of n
+
 InGaAs 
To separate source and drain regions as well as to expose the channel layer for 
gate stack formation, a selective wet etch process is needed to recess a portion of the 
n
+
 InGaAs in the channel region.  The wet etch should stop on the InP layer.  Citric 
acid/hydroperoxide (denoted as C6H8O7/H2O2) based chemical could achieve 
selective etch of InGaAs over InP [4.22].  In this Chapter, an etch experiment was 
performed to confirm the etch selectivity and obtain the etch rate of InGaAs.  The 
etch experiment was performed at room temperature using a mixture of C6H8O7 and 
H2O2.  First, the purchased anhydrous citric acid crystals were dissolved in deionized 
water (DI H2O) at a ratio of 1 g of C6H8O7 to 1 ml of H2O.  This C6H8O7/H2O mixture 
was named “aqueous citric acid” in this experiment.  Next, the aqueous citric acid 
was mixed with H2O2 (30% weight per volume) approximately 5 minutes before 
conducting the wet etch.  A volume ratio of C6H8O7: H2O2 = 20: 1 was chosen to 
achieve a target etch rate of about 60 nm/minute.  This would enable a good time 
control for etching 30 nm of n
+
 InGaAs.   
A wafer with 500 nm thick InGaAs layer on top of InP substrate was used for 
the wet etch experiment.  A 35 nm SiO2 layer (Tmask = 35 nm) was deposited by 
electron beam evaporation, patterned and etched as an etch mask, as illustrated in Fig. 
4.2(a).  Then, the sample was cut into small pieces and each sample was dipped in 
C6H8O7/H2O2 (20: 1) solution for different durations of 0.5, 1, 2, and 3 minutes.  
After that, surface profiler was used to measure the total step height Ttotal of SiO2 and 
InGaAs for each sample.  The InGaAs step height TInGaAs could be obtained using 













Fig. 4.2. (a) The wafer used in this etch experiment has a 500 nm thick InGaAs layer 
on InP substrate.  SiO2 layer with thickness Tmask of 35 nm was deposited by electron beam 
evaporation and was etched as an etch mask.  (b) The sample was dipped in C6H8O7/H2O2 
solution for different durations.  The etch step height TInGaAs of InGaAs was measured by 
surface profiler.   
 
 
InGaAs step height TInGaAs as a function of etch time is plotted in Fig. 4.3.  The points 
(squares) are the measured experimental data and the solid curve is a linear line fit of 
the data points.  The etch rate of InGaAs in C6H8O7/H2O2 (20: 1) solution was 
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obtained from the slope of the fitted line to be ~73 nm/minute (1.2 nm/s).  This etch 
rate is slow enough to allow good time control for the etching of 30 nm of InGaAs 
layer.  It takes 6 ~ 7 minutes to etch away the 500 nm thick InGaAs layer and a 
TInGaAs of ~ 500 nm was observed.  After that, the sample was dipped in C6H8O7/H2O2 
for another 5 minutes and no further increase in the step height was observed.  This 
means that C6H8O7/H2O2 (20: 1) does not etch InP or etches InP at a much slower rate 
[4.22].  Good etch selectivity of InGaAs with respect to InP was observed.  Chemical 
etch of most III-V semiconductor materials usually proceeds by an oxidation-
reduction reaction at the semiconductor surface, followed by dissolution of the oxide 
material, resulting in removal of the semiconductor material [4.22].  In this etchant 
system, H2O2 acts as the oxidizing agent and C6H8O7 dissolves the resulting oxide.   
 




























Etch rate = slope 
= ~73 nm/minute
 
Fig. 4.3. TInGaAs as a function of etch time.  The measured step height from a surface 
profiler has an error less than 10 nm.  Multiple measurements were done at each etch time 
and the obtained step height shows small standard deviation.   
4.2.3 Plasma Etch of InGaAs Fin 
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To realize InGaAs fin structure, plasma etch of InGaAs needs to be developed.  
Chlorine (Cl2) is one of the common gases that can be used for etching InGaAs.  The 
spontaneous chemical etch rates of InGaAs at room temperature in Cl2 are negligible 
and the practical removal rates are only obtained under ion-assisted conditions [4.23]-
[4.25].  Table 4.2 summarizes the possible etch products and their volatilities for 
InGaAs etched in a Cl2-based plasma [4.23].  It is noticed that InClx has a boiling 
point of ~600 °C and has a much lower volatility as compared with GaCl3 and AsCl3 
[4.23].  The etch process could be facilitated at elevated temperatures.  However, 
raising the process temperature to ~600 °C is impractical for most of the etchers.   
 
Table 4.2. Possible etch products and their volatilities for InGaAs etched in Cl2-based 












Table 4.3. Recipe that was used for InGaAs etch.  Ar was introduced to Cl2 to facilitate the 
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In this Chapter, we introduced a noble gas additive Ar to Cl2 plasma in order 
to facilitate the ignition of the discharge at low pressure and also enhance the 
efficiency of desorption of etch products by ion bombardment [4.24].  InGaAs etch 
was performed at room temperature and the etch recipe used is shown in Table 4.3.  
RF power and substrate bias are 400 W and -200 V, respectively.  The process 
pressure was maintained at 10 mTorr.  Cl2 has a flow rate of 200 sccm and Ar has a 
flow rate of 100 sccm.  InGaAs wafers were patterned with photoresist and then 
etched for 40, 50 and 70 s using the above recipe.  After etch, photoresist was 
stripped and etch step height TInGaAs was measured by surface profiler.  TInGaAs 
(squares) as a function of etch time is plotted in Fig. 4.4.  The etch rate is about 2.4 
nm/s as obtained from the slope of the linear fit line (solid line).   




























Etch rate = slope 
= ~2.4 nm/s
 
Fig. 4.4. TInGaAs as a function of etch time.  Surface profiler was used to measure the 
step height.  Multiple measurements were performed at each etch time and the obtained step 
height shows small standard deviation.  The solid line is a linear line fit of the measured data 
(squares).   
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We need to note that typical ion energies in reactive ion etching (RIE) are 
~200 eV which is well above the atomic displacement threshold in III-V material (15 
– 50 eV) [4.25].  Therefore, the process inevitably leads to substantial introduction of 
point defects.  In this Chapter, a wet etch was used to remove the damaged region 
right after the fin formation, which will be discussed later.   
 
 
4.2.4 Electrical Properties of Ni-InGaAs Contacts  
Ni-InGaAs formation was discussed in detail in Chapter 3.  In this Chapter, 
Ni-InGaAs contacts was formed on in-situ Si-doped n
+
 InGaAs and TLM test 
structures were fabricated to extract the RC.  The n
+









) achieved by Si implant in Chapter 3.  The higher ND allows the achievement of 
lower RC since RC is a strong function of ND, as discussed in Chapter 2 [Equations 
(2.1) and (2.2)].  The starting substrate for TLM fabrication is illustrated in Fig. 4.5.   
Semi-Insulating InP
In0.52Al0.48As (300 nm) undoped
n+ In0.53Ga0.47As (30 nm)      ND = 5×1019 cm-3
  
Fig. 4.5. The layer structure of III-V substrate for TLM fabrication.  This is different 
from the sample used for FinFET fabrication. The wafer has n
+










n+ In0.53Ga0.47As (100 nm)
(a) TLM layout
n+ In0.53Ga0.47As  
mesa
(b) Ni-InGaAs formation Ni-InGaAs
In0.52Al0.48As (300 nm)/InP
n+ In0.53Ga0.47As (100 nm)









Fig. 4.6. (a) Layout of TLM test structure.  Contact width and contact length are W 
and L, respectively.  d is contact spacing.  Before Ni-InGaAs formation, n
+
 InGaAs mesa was 
formed by wet etch.  (b) Cross-section of the TLM structure along A-A' illustrates Ni-InGaAs 
formation on top of n
+
 InGaAs.  (c) A thick Ni layer (300 nm) was deposited on top of Ni-
InGaAs to reduce metal resistance.   
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The first step for TLM fabrication is to form n
+
 InGaAs mesa by wet etch 
using C6H8O7/H2O2 (20: 1).  Fig. 4.6(a) shows the layout of a TLM structure and the 
cross-section along A-A' was shown in (b) and (c).  After mesa formation, Ni pads 
with thickness of ~30 nm were deposited on n
+
 InGaAs using a lift-off process.  RTA 
at 250 °C for 60 s was performed to initiate the reaction between Ni and n
+
 InGaAs 
and form Ni-InGaAs [Fig. 4.6(b)].  Finally a thick layer of Ni (~300 nm) was 
deposited on top of Ni-InGaAs by electron beam evaporation [Fig. 4.6(c)].  The thick 
metal reduces metal resistance and improves the accuracy of RC extraction.  The RC 
measured from a TLM structure includes the metal resistance and the metal resistance 
is negligible when the RC is large [4.26].  However, for small RC the metal resistance 
may no longer be negligible and could substantially affect the accuracy of RC 
extraction.  Therefore, a thick metal on top of Ni-InGaAs is deposited to reduce the 
metal resistance.   
The TLM structures were electrically characterized.  Fig. 4.7(a) inset shows 
the current-voltage characteristics measured from adjacent Ni-InGaAs contacts with 
different contact spacing d in a TLM structure.  Good ohmic behavior is observed.  
The total resistance RT between two Ni-InGaAs contacts as a function of d is also 
plotted in Fig. 4.7(a).  The solid line is the linear fit of these data points.  The 
intercept at contact spacing d = 0 is RT = 2RC, giving Ni-InGaAs RC of 79 Ω∙µm.  The 
sheet resistance for n
+
 InGaAs is obtained from the slope of fitted line to be ~14 
Ω/square.  The intercept at RT = 0 is - d = 2LT giving transfer length LT of ~2.1 µm.  
Both contact length L and contact width W of the TLM are 100 µm and thus the 
assumption of L > 1.5LT is valid.  The specific contact resistivity ρC could be obtained  
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Fig. 4.7. (a) Plot of RT between two Ni-InGaAs contacts as a function of contact 
spacing d.  d varies from 5 to 200 µm.  The solid line is the linear fit of the data points.  The 
current-voltage characteristics measured from adjacent Ni-InGaAs contacts is shown in the 
inset.   (b) Cumulative plot showing a tight distribution of ρC measured from 10 TLM test 
structures.  ρC is extracted to be in the order of 1×10
-6




C C TR L W  .     (4.2) 
The calculated specific contact resistivity ρC is ~1.6×10
-6
 Ω∙cm2.  Statistical plot in 
Fig. 4.7(b) shows a tight distribution of ρC measured from a number of TLM 
structures.  It shows that Ni-InGaAs contacts on n
+
 InGaAs have a low ρC in the order 
of 1×10
-6
 Ω∙cm2, similar to the value reported in Ref. [4.27].   
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4.3 Device Integration and Characterization 
4.3.1 Integration of InGaAs FinFETs with Self-Aligned Ni-InGaAs Contacts 
The fabrication process for InGaAs FinFET is summarized and illustrated in 
Fig. 4.8.  The channel region was patterned by electron beam lithography (EBL) 
using a positive photoresist (ZEP 520A).  InGaAs channel was exposed [Fig. 4.8(b)] 
by wet etch of n
+
 InGaAs using C6H8O7/H2O2 (20: 1) solution which allows selective 
etch of InGaAs with respect to InP.  Then, InGaAs fins were patterned using a 
negative photoresist (NEB 22) and formed by Cl2-based plasma etch [Fig. 4.8(c)], as 
documented in Section 4.2.3.  Fin sidewalls could be damaged during the plasma etch.  
A quick dip of about 5 s in C6H8O7/H2O2 (20: 1) solution was used to remove the 
damaged regions of the InGaAs fins.   
Prior to high-k dielectric deposition, diluted hydrofluoric acid (HF) was used 
to remove any native oxide on the InGaAs surface.  Ammonium sulfide [(NH4)2S] 
solution was used for passivating the InGaAs surface for suppression of surface 
oxidation.  The samples were then loaded into an ALD tool for Al2O3 deposition (~6 
nm).  Next, ~70 nm TaN metal layer was deposited by sputtering, patterned by EBL, 
and etched by Cl2-based plasma [Fig. 4.8 (d)].  After TaN etch, the remaining Al2O3 
on S/D regions was removed by diluted HF.  The samples subsequently went through 
the salicide-like Ni-InGaAs metallization process [4.15]-[4.18].  About 13 nm of Ni 
was deposited by electron beam evaporation, followed by a RTA at 250 ˚C for 60 s in 
N2 ambient.  The fabrication process was completed with selective removal of 
unreacted Ni in concentrated HCl solution [4.28].  The final structure of the FinFET 
formed is shown in Fig. 4.8(e).   
 108 
Patterning  of n+ In0.53Ga0.47As
 Electron beam lithography
 Wet etch of n+ In0.53Ga0.47As 
In0.53Ga0.47As Fin Formation
 Electron beam lithography
 Dry etch of In0.53Ga0.47As fins
 Wet etch for damage removal
Gate Stack Formation
 Substrate pre-clean
Al2O3 and TaN deposition (250 ˚C)
 TaN patterning and dry etch
Self-Aligned Metallization  
 Ni deposition followed by anneal (250 ˚C)






















Fig. 4.8. (a) Process flow for fabricating InGaAs FinFETs with self-aligned Ni-
InGaAs contacts.  The key steps include (b) recess etch of n
+
 InGaAs, (c) plasma etch of 




4.3.2 Device Characterization and Analysis 
 
Scanning Electron Microscopy (SEM) image in Fig. 4.9 shows the top view of 
an InGaAs FinFET device.  Fig. 4.9(a) is a zoomed-out view of the device and it 
shows the device layout.  The ring-shaped gate line is used for device S/D isolation 
during the self-aligned Ni-InGaAs metallization.  A zoomed-in view of the device 
channel region is shown in Fig. 4.9(b).  The recessed part of the n
+
 InGaAs layer 
defines the device channel LCH and also separates the source and drain.  The recess 
pattern of the n
+
 InGaAs layer was transferred to the InAlAs layer during the dry etch 
of the InGaAs fin, thus forming trenches adjacent to the fin.  InGaAs fin and gate line 
are oriented in the horizontal and vertical directions, respectively [Fig. 4.9(b)].   
Transmission Electron Microscopy (TEM) image in Fig. 4.10(a) shows the 
device cross-section along the dashed line A - A' in Fig. 4.9(b).  The Ni-InGaAs 
contact appears as a darker layer, uniformly formed on the surface of n
+
 InGaAs and 
aligned to the gate electrode.  The clear interface between Ni-InGaAs and InGaAs can 
be observed in a zoomed-in view in Fig. 4.10(b).  Ni-InGaAs has a thickness of about 
20 nm with sheet resistance of ~43 Ω/square.  Fig. 4.11(a) shows the cross-section of 
the device along the dashed line B - B' as indicated in Fig. 4.9.  The formed InGaAs 
fin has a trapezoid shape with a top width of 80 nm and bottom width of 170 nm.  The 
height of InGaAs channel is ~50 nm.  A zoomed-in view in Fig. 4.11(b) shows that 
the Al2O3 and TaN layers were uniformly deposited on the top and sidewalls of the 
InGaAs fin.  The top surface of the fin is capped by 2 nm of InP while the InGaAs fin 





















Fig. 4.9. (a) SEM image shows the zoomed-out view of a FinFET device.  The gate 
line surrounding source and drain region is sitting on InAlAs barrier layer. (b) Zoomed-in 
view of the device channel region.  The Ni-InGaAs contacts are formed on n
+
 InGaAs and 
aligned to the TaN gate.  The n
+
 InGaAs recess region defines the device channel.  The 
InGaAs fin is oriented in the horizontal direction.  The cross-section views along A - A' and 















Fig. 4.10. (a) TEM image shows the device cross-section along A - A' in Fig. 4.9(b).  
Ni-InGaAs contact was uniformly formed on n
+
 InGaAs and well aligned to the TaN gate.  (b) 
Zoomed-in view of the rectangular region shows that the Ni-InGaAs layer has clear interface 
and shows good contrast with respect to n
+
















Fig. 4.11. (a) TEM shows the device cross-section along dashed line B - B' in Fig. 
4.9(b).  The InGaAs fin is in the shape of a trapezoid.  Undercutting of the InAlAs layer 
beneath the InGaAs fin is observed due to the C6H8O7/H2O2 dip after InGaAs fin etch [4.22].  
(b) Zoomed-in view of the InGaAs fin sidewalls, showing that the Al2O3 and TaN were 
uniformly deposited on the top and sidewalls of the fin.  The Al2O3 has a thickness of ~ 6 nm.   
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Fig. 4.12. SIMS profile shows the distribution of elements such as Ni, Si, Ga, As, Al, 
and P in the S/D regions.  A uniform Ni-InGaAs layer on n
+
 InGaAs was observed.  The 
vertical gray lines are the estimated positions of materials interfaces.   
 
Secondary Ion Mass Spectrometry (SIMS) was performed in device S/D 
regions and the elemental profile is shown in Fig. 4.12.  The distribution of elements 
confirms the formation of Ni-InGaAs on the surface of n
+
 InGaAs S/D.  A uniform Ni 
profile (the pink curve) within Ni-InGaAs layer is observed.  The blue curve also 
shows a uniform Si dopant profile in n
+
 InGaAs layer.  The vertical gray lines 
indicate the approximate positions of materials interfaces.   
Fig. 4.13(a) shows the drain current versus gate voltage (ID -VG) plot of an 
InGaAs FinFET with LCH of 50 nm.  Drain voltage VD of 0.05 and 0.5 V were applied.  
The device exhibits good transfer characteristics and shows substhreshold swing S of 
169 mV/decade at VD of 0.05 V.  Extrinsic transconductance versus gate voltage 
(Gm,ext - VG) in Fig. 4.13(b) indicates peak Gm,ext of 590 μS/μm at VD of 0.5 V.  ID –VD  
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Fig. 4.13. (a) ID–VG curves of an InGaAs FinFET with channel length LCH of 50 nm.  
The device shows good transfer characteristics with subthreshold swing S of 169 mV/decade 
and on-state/off-state drain current ratio of ~10
3
.  (b) Gm,ext –VG of the device shows a peak 
Gm,ext of 590 μS/μm at VD of 0.5 V.   
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Fig. 4.14. (a) ID –VD curves of the same device in Fig. 4.13 show good output 
characteristics.  Drive current of 411 μA/μm was obtained at VD of 0.7 V and VG of 0.7 V.  (b) 
IG-VG of the device shows low gate leakage current below the level of 1× 10
-7
 A/μm.   
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[Fig. 4.14 (a)] curves of the same device in Fig. 4.13 show good saturation and pinch- 
off characteristics.  The gate voltage was varied from -0.3 V to 1.1 V in steps of 0.2 V.  
Drive current of 411 μA/μm was achieved at VD of 0.7 V and VG of 0.7 V.  Drive 
current and Gm,ext were normalized by the effective width Weff of the device, which is 
the sum of the widths contributed by the InGaAs fin top channel (Wtop) and two 
sidewalls channel (2Wside) [4.29].  Weff is ~0.2 μm as obtained from TEM in Fig. 4.11.  
The obtained drive current and Gm,ext are quite good considering the large EOT of ~3 
nm used.  Gate leakage current versus gate voltage (IG-VG) of the device is plotted in 
Fig. 4.14(b), showing gate leakage current of 3 to 4 orders of magnitude lower than 
the drive current.   
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 = 364 m
 
Fig. 4.15. RT in the linear regime (VD = 0.05 V) as a function of VG.  RT = VD/IDlin, 
where IDlin is the drain current in linear regime.  The solid curve is given by Equation (4.3), 
and was used to fit the data points (circles).  The fitted curve was extrapolated to VG = 5 V to 
obtain RSD.   
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In Fig. 4.15, the total resistance RT in the linear regime (VD = 0.05 V) as a 
function of VG is plotted.  The equation for the fitted curve (solid curve) is given by 
[4.26] 
 RT = RSD + RCH = RSD + LCH[WeffµeffCox(VG-VT)]
-1
,  (4.3) 
where LCH is channel length, Weff is device effective width, µeff is channel effective 
mobility, Cox is gate oxide capacitance, and VG-VT is gate overdrive.  The fitted curve 
was extrapolated to VG = 5 V and low RSD of 364 Ω∙μm was obtained.  RSD represents 
the sum of series resistance component in the source RS and in the drain RD, i.e. RSD = 
2RS = 2RD.  We calculated the device channel resistance RCH using  
 RCH = RT – RSD.     (4.4) 
At VD of 0.05 V, RCH are 265, 192, and 136 Ω∙μm at applied VG of 0.5, 0.7, and 0.9 V, 
respectively, as shown in Table 4.4.  Although the device has a low RSD of 364 Ω∙μm 
in this Chapter, RSD is larger than RCH when the device is operated at VG equal to or 
greater than 0.5 V.  In this case, RSD will dominate RT.  Table 4.4 shows that RSD 
takes up almost 73% of RT at applied VG of 0.9 V.  Further reduction of RSD is needed 
to improve the device drive current performance.   
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Fig. 4.16. Estimated resistance components of the source resistance RS (RSD = 2RS = 
2RD = 364 Ω∙μm).  RC and Rside are the dominant source resistance in this self-aligned FinFET 
structure.  The percentages shown are the percentage contributions of the various components 
to RS.   
 
 
The plot in Fig. 4.16 shows the estimated component elements of the source 
resistance RS.  In order to evaluate the individual resistance contributions, each 
component of RS should be normalized to the effective width Weff of the device, as 
was done for RSD.  Ni-InGaAs resistance (Rmetal) is calculated to be about 17 Ω∙μm 
based on the Ni-InGaAs sheet resistance (~43 Ω/square) and the device source 
geometry as shown in Fig. 4.9.  Another resistance component is the n
+
 InGaAs cap 
resistance (Rcap) between Ni-InGaAs contact and InGaAs channel due to the gate-to-
source overlap.  N
+
 InGaAs has a thickness of 30 nm and a sheet resistance (Rsh,InGaAs) 
of ~55 Ω/square.  The length of gate-to-source overlap (Loverlap) is ~250 nm and the 
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top width (Wtop) of n
+
 InGaAs is ~ 80 nm.  The n
+
 InGaAs cap resistance can be 
calculated by 
Rcap = (Loverlap/Wtop) × Rsh,InGaAs.    (4.5) 
The calculated Rcap value is ~172 Ω.  After the resistance was normalized by Weff, Rcap 
is 34 Ω∙μm.  Ni-InGaAs contact resistance RC in source is about 79 Ω∙μm, as obtained 
from the TLM structures.  The remaining resistance (denoted as Rside) is ~52 Ω∙μm, 
which includes InP barrier resistance and spreading resistance in source.  From the 
above calculation, it is found that RC and Rside take up 29% and 43% of total source 
resistance RS, respectively.  RC and Rside dominate the RS in this self-aligned FinFET 
structure.  Reduction of InP (2 nm) thickness and doping InGaAs fin could further 
reduce the barrier resistance [4.3] and spreading resistance.  Another option is to 
employ new contact materials such as non-alloyed Molybdenum (Mo) which has 
been reported to show almost 1 order of magnitude lower RC (7 Ω∙μm) on n
+
 InGaAs 
[4.30].  The integration of self-aligned Mo contacts for InGaAs FinFETs will be 
discussed in next Chapter.   
Fig. 4.17(a) benchmarks RSD of this Chapter with reported values for InGaAs 
planar and non-planar devices.  Ref. [4.31] reported the lowest RSD of 93 Ω∙μm for 
InGaAs planar MOSFETs, which already meets the RSD requirement of 131 Ω∙μm for 
III-V n-MOSFETs, as documented in ITRS [4.11].  However, the reported series 
resistances RSD for InGaAs non-planar devices are over 1000 Ω∙μm as shown in Table 
4.1 and above the ITRS requirement.  Much lower RSD of 364 Ω∙μm for InGaAs 
FinFETs is reported in this Chapter.  This is due to self-alignment of the Ni-InGaAs 
contacts and its low RC on in-situ doped n
+














































































Fig. 4.17. (a) Much lower RSD was obtained in this Chapter as compared with other 
reported RSD for InGaAs non-planar devices with non-self-aligned contacts.  (b) Plot of ID × 
LCH × Tox versus overdrive VG–VT for InGaAs non-planar n-MOSFETs reported in the 
literature and in this Chapter.   
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The saturation drive current of a transistor could be expressed as [4.36]: 
2( )
2









,   (4.6) 
where LCH is channel length, Tox is equivalent oxide thickness (EOT), Weff is device 
effective width, μeff is channel effective mobility, εox is permittivity of SiO2, and VG-
VT is gate overdrive.  Fig. 4.16(b) shows ID × LCH ×Tox versus overdrive VG –VT of 
InGaAs non-planar devices reported in the literature as well as the devices in this 
Chapter.  Drive current performance in this Chapter is comparable to that of the best 
reported In0.53Ga0.47As non-planar n-MOSFETs.  The device in Ref. [4.2] has 
In0.7Ga0.3As channel with a higher electron mobility, which may explain the much 
better drive current performance than the rest of the devices with In0.53Ga0.47As 
channel.  The drain induced barrier lowering of the device reported here is high 
(491mV/V), and is attributed to the undoped InGaAs fin, large fin width and large 
EOT.  Better control of short-channel effects could be achieved by reducing the fin 
width and the EOT.   
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4.4 Summary 
In this Chapter, a gate-last process for InGaAs FinFETs fabrication was 
introduced, with the successful development of selective wet etch of n
+
 InGaAs, 
plasma etch of InGaAs fin, and self-aligned Ni-InGaAs metallization.  Sub-100 nm 
InGaAs FinFETs with self-aligned Ni-InGaAs contacts formed on n
+ 
InGaAs 
source/drain were demonstrated.  Good transfer and output characteristics were 
obtained.  The device exhibits low series resistance RSD of 364 Ω∙μm, due to the self-
alignment of Ni-InGaAs contacts and the low contact resistance RC of Ni-InGaAs on 
n
+
 InGaAs S/D.  Various resistance components for series resistance and their 
contributions were analyzed.  Ni-InGaAs contact resistance was found to be the 
dominant resistance component, contributing 43% to the device series resistance.  
Further work on contact resistance engineering is needed and will be carried out in 
next Chapter.   
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Several groups have demonstrated InGaAs channel non-planar n-MOSFETs in 
the past 3 years [5.1]-[5.7].  To reduce the source/drain (S/D) parasitic resistance 
(RSD), a salicide-like, CMOS compatible self-aligned Ni-InGaAs metallization was 
recently developed for InGaAs FinFETs [5.6],[5.7], as documented in Chapter 4.  By 
examining the state-of-art S/D contact technologies of InGaAs channel non-planar n-  
 

















































MOSFETs summarized in Table 5.1, it is noticed that a combination of in-situ doped 
S/D and self-aligned contact would help to reduce S/D RSD greatly.   
In Chapter 4, InGaAs FinFETs with S/D Ni-InGaAs contacts self-aligned to 
the gate stack was realized [5.6],[5.7].  The devices show much lower RSD of 364 
Ω∙μm among the reported InGaAs non-planar n-MOSFETs.  This is primarily 
attributed to the low contact resistance RC of Ni-InGaAs and self-alignment of Ni-
InGaAs to the gate stack.  However, an analysis of the resistance components reveals 
that Ni-InGaAs has a RC of 79 Ω∙μm and contributes a significant portion (2RC = 158 
Ω∙μm) of ~43% to RSD [5.7].  Therefore, reduced RC between metal contact and n
+
 
InGaAs is needed to further reduce RSD.  Another resistance component for the 
FinFET structure discussed in Chapter 4 is the n
+
 InGaAs cap resistance (2Rcap = 68 
Ω∙μm) between Ni-InGaAs contact and InGaAs channel due to the gate-to-
source/drain overlap.  The n
+
 InGaAs cap resistance contributes ~19% to RSD [5.7].  
A FinFET structure with S/D metal contact self-aligned to the InGaAs channel is also 
needed to reduce the resistance resulting from n
+
 InGaAs.   
In Section 5.2 of this Chapter [5.8], non-alloyed Molybdenum (Mo) is used as 
metal contacts formed on in-situ doped n
+
 InGaAs S/D.  Mo contact shows very low 
RC on n
+ 
InGaAs [5.9],[5.10].  A novel gate-last process was designed to achieve the 
self-alignment of Mo contacts to InGaAs channel.  By realizing such FinFET 
structure, RSD as low as ~250 Ω∙μm was achieved and this is the lowest value 




Various high-k dielectrics have been explored for InGaAs FinFETs to achieve 
good interface and small equivalent oxide thickness (EOT) [5.1]-[5.7], as summarized 
in Table 5.2.  InGaAs FinFETs with TaSiOx achieves small S of ~95 mV/decade and 
small EOT of 1.2 nm at a channel length LCH of 60 nm [5.4].  Al2O3 also has good 
interface quality with InGaAs but the dielectric constant of Al2O3 is only ~9 which is 
not high enough for aggressive EOT scaling.  The smallest reported EOT for Al2O3 
dielectric in InGaAs non-planar n-MOSFETs is still larger than 2 nm.  To scale down 
EOT, a dual high-k HfO2-on-Al2O3 stack (denoted as HfO2/Al2O3) formed by atomic 
layer deposition (ALD) has been used in InGaAs planar n-MOSFETs.  Good interface 
quality and small EOT can be achieved for HfO2/Al2O3 due to the combined benefits 
of good interface quality of Al2O3 and high dielectric constant of HfO2 [5.11]-[5.15].  
Recent studies reveal that forming gas annealing (FGA) can further improve Al2O3 or 
HfO2 dielectric quality by reducing the fixed oxide charge density (Qf) as well as 
interface trap density (DIT) [5.16]-[5.19].   




































In Section 5.3 of this Chapter, the integration of a dual high-k HfO2/Al2O3 in 
InGaAs FinFETs with small EOT of ~1nm is described.  Forming gas annealing at 
300 °C for 30 minutes was performed for the FinFETs to further improve the quality 
of HfO2/Al2O3 dielectric.  FGA leads to significant improvement of subthreshold 
swing S and drive current.  The InGaAs FinFETs with FGA show subthreshold swing 
S of 176 and 115 mV/decade at LCH of 50 and 150 nm, respectively.   
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5.2 InGaAs FinFETs with Mo Contacts Self-Aligned to Channel 
5.2.1 Molybdenum Contacts on n
+
 InGaAs 
TLM test structures were fabricated for the extraction of Mo contact 
resistance RC on n
+
 In0.53Ga0.47As.  The starting substrate has 100 nm thick n
+
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Fig. 5.1.  (a) Layout of TLM test structure.  L, W, d are contact length, width and 
spacing, respectively.  (b) Cross-section of the TLM structure along A-A'.  Blanket Mo film 
was sputtered on the substrate, followed by deposition of Ni pads (300 nm) using a lift-off 
process.  (c) Mo layer was etched in Cl2-based plasma using Ni as an etch mask.  Finally, n
+
 
InGaAs mesa was formed by wet etch in citric acid based solution.   
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undoped In0.52Al0.48As grown on InP.  Fig. 5.1(a) shows the layout of a TLM structure.  
Both contact width W and contact length L are 100 μm.  Contact spacing d varies 
from 5 to 200 μm.  The wafer was dipped in hydrochloric acid (HCl: H2O = 1: 3) to 
remove native oxide on the n
+
 InGaAs surface.  After that, the sample was quickly 
loaded into a sputtering chamber for ~40 nm Mo deposition.  Ni pads with thickness 
of 300 nm were also deposited and patterned using a lift-off process, as shown in Fig. 
5.1(b).  Next, Mo film was etched by Cl2-based plasma using Ni as an etch mask [Fig. 
5.1(c)], since Cl2 plasma almost does not etch Ni.  The etch recipe is the same as the 
InGaAs fin etch recipe documented in Chapter 4 (Table 4.3).  The etch rate for Mo 
and n
+
 InGaAs are ~10 nm/s and ~2.4 nm/s, respectively.  An etch selectivity of 4~5 
is achieved for Mo with respect to n
+
 InGaAs.  The final step for TLM fabrication is 
to form n
+
 InGaAs mesas by wet etch in the mixture of citric acid and H2O2 solution.  
The wet etch process was developed and documented in Section 4.2.1 of Chapter 4.   
The fabricated TLM was electrically characterized.  Fig. 5.2(a) plots total 
resistance RT between two Mo contacts as a function of contact spacing d.  The circles 
are experimental data and the solid curve is linear line fit.  RC extracted from the 
intercept (d = 0) is ~24 Ω∙μm, which is comparable to the value reported in Ref. [5.9].  
Fig. 5.2(a) inset shows plot of RT versus d in logarithm scale.  The vertical axis of RT 
is plotted in logarithm scale to enable the observation of the intercept (RT = 2 RC) 
which is ~48 Ω∙μm.  Statistical plot in Fig. 5.2(b) compares the specific contact 
resistivity ρC of Mo and Ni-InGaAs on n
+
 InGaAs measured from a number of TLM 
structures.  Mo contacts shows ρC in the order of 1×10
-7 Ω∙cm2 and is about 10 times 
lower than that of Ni-InGaAs (1×10
-6 Ω∙cm2) [5.6],[5.7].   
 137 
































 = 48 m
(a)



































































Fig. 5.2. (a) Total resistance RT versus contact spacing d of a TLM.  Mo contact shows 
low RC of ~24 Ω∙μm on n
+
 InGaAs.  The inset shows RT versus d in logarithm scale.  (b) 
Statistical plot shows the distribution of ρC for Mo and Ni-InGaAs contacts on n
+
 InGaAs.  
Mo contact has a ρC ~10 times lower than that of Ni-InGaAs.   
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5.2.2 Integration of InGaAs FinFETs with Mo Contacts Self-Aligned to Channel 
The process flow for the fabrication of InGaAs FinFETs with self-aligned Mo 
contacts is summarized in Fig. 5.3(a).  InP wafers served as the starting substrates.  
Sequential epitaxy of 300 nm of undoped In0.52Al0.48As, 50 nm of undoped 
In0.53Ga0.47As channel, 2 nm of undoped InP, and 30 nm of n
+





) was done by an external vendor.  After native oxide removal in HCl 
solution, the sample was loaded into a sputtering chamber for Mo (~32 nm) 
deposition [Fig. 5.3(b)].  Mo-contacted S/D was patterned by electron beam 
lithography (EBL) using a positive photoresist (ZEP 520A) and formed by dry etch of 
Mo and wet etch of n
+ 
InGaAs [Fig. 5.3(c)].  The wet etch of n
+ 
InGaAs stops on InP 
and defines device channel.  Then, InGaAs fins were patterned by EBL using a 
negative photoresist (NEB 22) and etched by Cl2-based plasma [Fig. 5.3(d)].  Etch 
damage on InGaAs fin sidewalls was removed by wet etch in citric acid based 
solution.   
After pre-gate clean in diluted hydrochloric acid (HF), and (NH4)2S solution, 
the sample was loaded into an ALD tool for deposition of ~6.7 nm Al2O3.  70 nm 
TaN metal layer was deposited by sputtering.  The gate electrode was then patterned 
by EBL using NEB 22 and etched using Cl2-based plasma.  After the remaining 
Al2O3 in the S/D regions was removed by diluted HF, device fabrication was 
completed.  Final structure of a FinFET device with self-aligned Mo contacts is 
shown in Fig. 5.3(e).   
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Fig. 5.3. (a) Process flow for fabrication of a novel InGaAs FinFET with Mo contacts 
self-aligned to channel.  The key steps include (b) blanket deposition of Mo, (c) dry etch of 
Mo and wet etch of n
+




5.2.3 Device Characterization and Discussion 
Scanning Electron Microscopy (SEM) in Fig. 5.4(a) is a zoomed-out view of 
an InGaAs FinFET.  The top view shows the device layout.  A zoomed-in view of the 
channel region shows that the device has 5 fins oriented in the horizontal direction 
[Fig. 5.4(b)].  The recess of Mo and n
+
 InGaAs defines the device channel.  Mo 
contacts were formed on top of n
+
 InGaAs in the S/D regions.  TaN gate line is 





















Fig. 5.4. (a) SEM shows layout of an InGaAs FinFET with Mo contacts on n
+
 InGaAs 
S/D.  The dimension of S/D big pads is about 15 μm ×15 μm. (b) A zoomed-in view shows 
the device channel region.  The width of recessed n
+





















Fig. 5.5. (a) Cross-section of an InGaAs FinFET across the fins [A - A' in Fig. 5.4(b)].  
InGaAs fins sitting on InAlAs layer were observed.  (b) Zoomed-in view of an InGaAs fin 
shows the fin structure and dimension.  (c) Zoomed-in view of the rectangular region 

















Fig. 5.6. TEM images show the device cross-section along the fin [B - B' in Fig. 
5.4(b)].  Mo contacts were observed on the surface of n
+
 InGaAs S/D and aligned to InGaAs 
channel.  The zoomed-in views of the S/D regions are shown by the insets.   
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TEM image in Fig. 5.5(a) shows a device cross-section along the dashed line 
A - A' in Fig. 5.4(b).  The InGaAs fins are well formed and have top width of ~80 nm, 
bottom width of ~125 nm, and height of 52 nm [Fig. 5.5(b)].  A zoomed-in view of 
the rectangular region shows the 2 nm InP capping layer on top of the fin and that 
TaN/Al2O3 was conformally formed on the fin top and sidewalls surfaces [Fig. 5.5(c)].  
Fig. 5.6 shows a device cross-section along the dashed line B - B' in Fig. 5.4(b).  The 
Mo contacts appear as a darker layer on top of n
+
 InGaAs and are well aligned to the 
InGaAs channel.  Mo layer has a thickness of about 32 nm in the device S/D regions, 
as shown in Fig. 5.6 (inset).  Mo layer thickness is not uniform in the entire S/D 
regions and slightly recessed near the edge of TaN gate.  This is probably caused by 
the TaN gate etch process using Cl2-based plasma, since Cl2 plasma etches Mo in a 
very fast rate, as documented in Section 5.2.1 of this Chapter.   
In Chapter 4 [5.7], Ni-InGaAs contacts to the S/D were formed aligned to the 
TaN gate electrode and there is a separation between the channel and S/D Ni-InGaAs 
contacts due to the gate-to-S/D overlap.  The InGaAs channel and S/D Ni-InGaAs 
contacts were connected by an n
+
 InGaAs capping layer with thickness of 30 nm and 
sheet resistance of ~55 Ω/square.  This n+ InGaAs capping layer contributes 2Rcap = 
68 Ω∙μm to RSD [5.7].  The non-alloyed Mo contacts were formed aligned to the 
InGaAs channel in this Chapter, and thus help reduce the resistance resulting from n
+
 
InGaAs capping.  The zoomed-in view of the S/D regions in Fig. 5.6 (inset) confirms 
the good alignment of Mo contacts to the InGaAs channel.   
Fig. 5.7(a) shows drain current versus gate voltage (ID-VG) and extrinsic 
transconductance versus gate voltage (Gm,ext - VG) of a single-fin InGaAs FinFET with  
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Fig. 5.7. (a) ID–VG and Gm,ext –VG of a single-fin InGaAs FinFET with LCH = 500 nm 
and Wfin = 90 nm, showing ION/IOFF of over 10
5
.  Drain voltage VD of 0.05 and 0.5 V were 
applied.  (b) ID–VD characteristics of the same device showing good saturation and pinch-off 
characteristics.   
 145 
channel length LCH of 500 nm and fin width Wfin of 90 nm.  The ID and Gm,ext values 
were normalized by the device effective width Weff which is the sum of top channel  
Wtop and two sidewalls channel 2Wside.  Weff is about 200 nm, as obtained from the 
TEM in Fig. 5.5.  Good transfer characteristics with on-state/off-state drain current 
ratio (ION/IOFF) of over 10
5
 were observed.  Peak Gm,ext of 255 μS/μm was obtained at 
VD of 0.5 V and this value is reasonable, considering the large LCH of 500 nm and 
large EOT of ~3 nm.  The device has a subthreshold swing S of 286 mV/decade and 
drain induced barrier lowering (DIBL) of 77 mV/V.  Better S could be achieved by 
reducing the fin width and EOT.  Drain current versus drain voltage (ID-VD) [Fig. 
5.7(b)] of the same device demonstrates good saturation and pinch-off characteristics.  
The gate overdrive VG –VT was varied from 0 to 2.5 V in steps of 0.5 V.  Fig. 5.8(a) 
shows low gate leakage current density JG which was normalized by gate and fin 
overlapped area.  Low JG is expected because of thick gate dielectric Al2O3 (~6.7 nm) 
and the low thermal budget in this gate-last process.  There is only one thermal step 
which is the ALD deposition of Al2O3 and HfO2 at temperature of 250 °C.   
Fig. 5.8(b) plots the peak Gm,ext of devices with different LCH at VD = 0.5 V, 
showing that reduced transistor LCH improved the device Gm,ext.  Fig. 5.9(a) plots the 
total resistance RT in the linear regime (VD = 0.05 V) as a function of as-printed 
channel length LAs-printed at three specified gate overdrive VG – VT of 1, 1.5, 2 V.  The 
equation for the fitted lines is given by [5.20] 
 RT = RSD + RCH  
= RSD + (LAs-printed - ∆L)[WeffµeffCox(VG-VT)]
-1
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.  (b) Peak Gm,ext of FinFETs with different LCH (Wfin = 90 nm).  The applied 























































































































Fig. 5.9. (a) RT–LAs-printed of InGaAs FinFETs.  RT was obtained at a specified VG-VT in 
the linear regime (VD = 0.05 V).  RSD was extracted from the intersection of the fitted lines.  
(b) The plot indicates the estimated component elements (RC, Rmetal, Rside) of RS.  The 
percentages shown are the percentage contributions of the various components to RS.   
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and was used to fit the data points (solid symbols).  (LAs-printed - ∆L) is device actual 
channel length LCH, Weff is device effective width, µeff is channel effective mobility, 
and Cox is gate dielectric capacitance.  The three fitted curves were extrapolated to 
show an intersection point.  The intersection gives the RSD of ~250 Ω∙μm which is the 
lowest value reported-to-date for InGaAs non-planar n-MOSFETs.  The intersection 
also gives a negative value of ∆L = -100 nm, which means the actual LCH is 100 nm 
larger than LAs-printed, as obtained by [5.20] 
LCH = LAs-printed - ∆L.     (5.2) 
This is also confirmed by cross-sectional TEM.  The fact that LCH is larger than LAs-
printed is due to the lateral etch in the step of removal of n
+
 InGaAs by wet etch, which 
defines the device channel length LCH.  All the LCH values mentioned in this Chapter 
are the actual LCH after correction and LAs-printed in Fig. 5.9(a) represents the as-printed 
channel length.   
The plot in Fig. 5.9(b) shows the estimated component elements of the source 
resistance RS (2RS = 2RD = RSD).  Mo resistance (Rmetal) is calculated to be about 36 
Ω∙μm based on the Mo sheet resistance and the device source geometry as shown in 
Fig. 5.4(a).  The sputtered Mo layer has a thickness TMo of 32 nm and shows high 
sheet resistance Rsh of ~40 Ω/square.  Mo resistivity ρMo could be obtained by [5.20] 
ρMo = Rsh × TMo.    (5.3) 
The calculated resistivity is ρMo = ~128 μΩ∙cm and is 25 times higher than the 
reported value of 5~6 μΩ∙cm in Ref. [5.21].  This could be due to an un-optimized 
metal sputtering process [5.22].  RC of Mo contacts is ~24 Ω∙μm, as obtained from 
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Fig. 5.10. (a) Lowest RSD of 250 Ω∙μm is obtained in this Chapter as compared with 
reported InGaAs non-planar devices with non-self-aligned or self-aligned contacts.  (b) Drive 
current benchmarking by plotting ID × LCH × Tox versus VG–VT of InGaAs non-planar n-
MOSFETs reported in the literature as well as the devices in this Chapter.    
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Mo only contacts the top surface of n
+
 InGaAs but not the sidewalls of the InGaAs fin.  
Therefore, the contribution from Mo contact resistance is RC/Wfin = 267 Ω and it is 53 
Ω∙μm after being normalized to device effective width Weff = ~200 nm.  The 
remaining resistance (denoted as Rside) is ~36 Ω∙μm, which includes InP barrier 
resistance and spreading resistance in source.  From the calculation, we observe that 
Rmetal, and Rside are comparable and almost have equal contribution of 29% to the total 
source resistance RS.  Mo contact resistance contributes ~53 Ω∙μm and it takes up 
42% of RS.   
Fig. 5.10(a) benchmarks RSD of this work with reported values for InGaAs 
channel planar and non-planar n-MOSFETs.  Low RSD of 364 Ω∙μm for InGaAs 
FinFETs was achieved by using self-aligned Ni-InGaAs S/D contacts in Chapter 4 
[5.6],[5.7].  Lowest RSD of ~250 Ω∙μm for InGaAs non-planar n-MOSFETs was 
achieved in this Chapter, with contribution from self-alignment of the Mo contact to 
InGaAs channel and low RC of Mo on in-situ doped n
+
 InGaAs S/D.  Further 
reduction of RSD is possible by optimizing the device structure and fabrication process.  
To benchmark the drive current performance of the devices in this Chapter with 
reported InGaAs non-planar n-MOSFETs, ID × LCH × Tox as a function of overdrive 
VG –VT is plotted in Fig. 5.10(b).  Tox is equivalent oxide thickness.  Drive current 
performance of the FinFETs in this Chapter is comparable to that of the best reported 
non-planar n-MOSFETs with In0.53Ga0.47As channel.   
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5.3 InGaAs FinFETs with FGA Improved HfO2/Al2O3 Dielectric 
5.3.1 Integration of InGaAs FinFETs with HfO2/Al2O3 Dielectric 
The InGaAs FinFET fabrication process is similar as that discussed in Section 
5.2.2 of this Chapter and summarized in Fig. 5.11(a).  Mo contacted S/D and InGaAs 
fin were formed before gate stack formation [Fig. 5.11(b)-(d)].  Then, pre-gate 
cleaning was performed and the samples were loaded into an ALD tool for HfO2/ 
Al2O3 deposition.  3 cycles of Al2O3 deposition (growth rate: 1.16 Å/cycle) and 40 
cycles of HfO2 deposition (growth rate: 1.0 Å/cycle) were sequentially done at 250 °C 
using Trimethylaluminum (TMA) and Tetrakis Diethylamido Hafnium (TDEAH) as 
precursors, respectively.  The physical thickness of HfO2/Al2O3 is about 4.4 nm, 
which was obtained by an ellipsometer.  Tungsten Nitride (WN) metal layer (~60 nm) 
was deposited by sputtering, patterned by EBL and etched by CF4-based plasma [Fig. 
5.11(e)].  After WN etch, photoresist was stripped by oxygen plasma and the 
remaining HfO2/Al2O3 in the S/D regions was removed by dilute HF.   
At this stage, the fabrication for control devices (without FGA) was completed 
and these devices could be measured.  The final structure of the device is shown in 
Fig. 5.11(e) with WN/HfO2/Al2O3 gate stack and self-aligned Mo S/D contacts.  A 
30-minute FGA with Hydrogen (H2) and Nitrogen (N2) flow rate ratio of H2: N2 = 1: 
9 was performed at 300 °C for the other batch of devices using a furnace tube.  
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Fig. 5.11.  (a) Process flow for fabrication of InGaAs FinFETs with HfO2/Al2O3 high-k 
stack and self-aligned Mo contacts.  The process involves (b) Mo deposition, (c) self-aligned 
Mo-contacted S/D formation, (d) fin formation, (e) gate stack (WN/HfO2/Al2O3) formation.  
There are 2 splits after the gate stack formation.  One batch of devices went through FGA 




5.3.2 Device Characterization and Discussion 
Si capacitor was measured and the accumulation capacitance density versus 
gate voltage was illustrated in the inset of Fig. 5.12(a).  Measured data points are 
plotted in circles and fitted using simulated C-V curve (blue line) with quantum 
mechanical effects taken into account.  The extracted EOT is ~1 nm.  This EOT 
extracted from Si capacitors may be slightly different from that of InGaAs FinFET 
devices due to a difference in the high-k/substrate interfacial layer.   
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 from -0.8 to 1 V
in steps of 0.2 V
(b)  
Fig. 5.12. (a) Capacitance density versus gate voltage measured from a Si capacitor was 
illustrated in the inset, indicating ~1 nm EOT of the high-k dielectric.  ID–VG curves of 
InGaAs FinFET devices (with and without FGA) with LCH of 50 nm and fin width of ~80 nm, 
showing good transfer characteristics.  (b) ID –VD curves of the same pair of devices show 
good saturation and pinch-off characteristics.  FGA device shows significant enhancement of 
drive current as compared with control device.   
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Both control (without FGA) and FGA FinFET devices were electrically 
characterized.  ID -VG and ID –VD curves in Fig. 5.12(a) and (b) compares the electrical 
characteristics of a FGA device with a control device.  Both devices have channel 
length LCH of 50 nm and fin width Wfin of ~80 nm.  In Fig 5.12(a), drain voltages VD 
of 0.05 V and 0.5 V were applied.  Both devices exhibit good transfer characteristics 
with on-state/off-state drain current ratio of over 10
4
.  A maximum transconductance 
method was used to extract the device threshold voltage VT in the linear regime (VD = 
0.05 V).  VT of a long channel transistor could be written as [5.28]: 







    






     ,   (5.4) 
where VFB is flat band voltage, ϕs is channel surface potential, q is electronic charge, 
NA is substrate doping, εs is the permittivity of semiconductor, Cox is gate oxide 
capacitance, Qf is fixed oxide charge density in dielectric, and ΦMS is the work 
function difference between metal and semiconductor.  The VT for control and FGA 
devices shown in Fig. 5.12(a) is -0.8 V and -0.52 V, respectively.  The apparent 
positive shift of VT after FGA indicates the presence of positive fixed charges within 
as-deposited HfO2/Al2O3 dielectric film.  Those charges were significantly reduced 
after FGA at 300 °C for 30 minutes, leading to positive VT shift of 0.28 V [Fig. 
5.12(a)].  An average VT shift of 0.24 V was also observed for the batch of devices 
with FGA as compared with the batch of devices without FGA, as illustrated in Fig 
5.13(a).  It has been reported that the observed fixed charges in Al2O3 is due to Al and 
O dangling bonds in the film and the hydrogen (H) from FGA can passivate those  
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Fig. 5.13. (a) VT versus LCH, showing an average VT shift of ~0.24 V after FGA.  VT 
roll-off is also observed for both bathes of devices.  (b) Cumulative plot shows the 
distribution of S, indicating large improvement of S by FGA.   
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dangling bonds by forming Al-H and O-H bonds [5.16].  The fixed charges in HfO2 
were also observed and may also similarly come from oxygen vacancies as reported 
in Ref. [5.14].  The reduction of fixed charges in this Chapter is attributed to 
passivation of dangling bonds in as-deposited Al2O3 and HfO2 layers by hydrogen 
during the FGA.   
Large improvement of the subthreshold swing S was obtained by FGA.  In Fig 
5.12(a), S of the device is reduced from 300 mV/decade to 176 mV/decade after FGA.  
The distribution plot of S in Fig. 5.13(b) also shows an obvious improvement of the 
average S from 210 mV/decade to 150 mV/decade, indicating better interface quality 
due to FGA.  It has been reported that FGA could help passivate the interface trap of 
Al2O3/In0.53Ga0.47As and thus reduce interface trap density [5.18],[5.19].  Drain 
current enhancement was also observed for devices with FGA.  In Fig. 5.12(b), drain 
current of the device increases from 241 μA/μm to 281 μA/μm at VD = VG = 1 V after 
FGA.  ID as a function of LCH of the two batches of devices is plotted in Fig. 5.14(a), 
with LCH varying from 30 to 400 nm.  ID is defined at VG-VT = 1 V and VD = 0.5 V.  
An average enhancement of 48% is observed for the batch of devices with FGA 
[5.14(a)].  We believe the drive current enhancement is due to enhanced channel 
electron mobility by reducing the interface scattering, since FGA reduces the 
interface trap density [5.18],[5.19].   
Fig. 5.14(b) plots JG-VG of the devices with and without FGA, showing that 
FGA at 300 °C did not increase the gate dielectric leakage current density.  JG is in 




.  Device RSD was extracted from the plot of the RT versus 
VG in the linear regime (VD = 0.05 V).  Equation (5.1) is used to fit the measured data 
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Fig. 5.14. (a) Drain current, which was defined at VG – VT = 1 V and VD = 0.5 V, is 
plotted as a function of LCH.  Devices with FGA show about 48% enhancement of the drive 
current as compared with the devices without FGA.  (b) JG-VG of the devices with and 
without FGA, showing comparable low gate leakage current density.  Gate leakage current 
was normalized by the overlapped area of gate and fins.   
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points and extrapolated to a large VG to obtain the value of RSD.  RSD as low as ~240 
Ω∙μm was obtained for control devices, as shown in Fig. 5.15.  However, the 
degradation of RSD for FGA devices was observed.  The FGA devices show obvious 
increased RSD of over 1000 Ω∙μm.  One possible explanation is that FGA (300 °C for 
30 minutes) degrades Mo contacts on n
+
 InGaAs and leads to a higher RC.  Another 
possibility is that Mo/InGaAs interface was oxidized when the wafer was unloaded 
and exposed to air at temperature of 300 °C.  Further experiment is needed to 
investigate this.   
 




























Series Resistance (km)  
Fig. 5.15. Statistical plot shows that RSD increased after FGA.  This is probably due to 
the degradation of Mo contacts by FGA, leading to a higher RC.   
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5.4 Summary 
InGaAs FinFETs with Mo contacts self-aligned to channel were realized using 
a gate-last fabrication process (Section 5.2).  Electrical properties of Mo contacts on 
n
+
 InGaAs were studied.  The InGaAs FinFET with self-aligned Mo contacts 
demonstrates good transfer characteristics with high ION/IOFF ratio of 10
5
 and good 
performance.  The devices show low RSD of 250 Ω∙μm due to the self-alignment of 
Mo contacts as well as its low contact resistance.  Dual high-k dielectric HfO2/Al2O3 
was integrated in InGaAs FinFETs and small EOT of ~1 nm was achieved (Section 
5.3).  FGA at 300 °C was performed to improve HfO2/Al2O3 dielectric and leads to 
significant improvement drive current and subthreshold swing S.   
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Conclusion and Future Work 
 
6.1 Conclusion 
Geometrical scaling of conventional silicon (Si) transistors is reaching its 
fundamental limits after four decades of device scaling.  New channel materials such 
as III-V compound semiconductors and new device structures such as FinFETs are 
needed to sustain the equivalent scaling of transistors.  Among several technical 
challenges faced by advanced III-V MOSFETs, reduction of parasitic resistance is 
one of the most important.   
It is the objective of this thesis to explore new contact technologies to address 
the source/drain (S/D) resistance issue in nanoscale III-V n-MOSFETs.  Various 
process technologies coupled with new materials have been proposed and 
experimentally realized in this thesis.  In particular, this thesis introduces a few self-
aligned metallization technologies to enable the reduction of S/D series resistance for 
GaAs and InGaAs transistors.  This will ultimately result in enhanced device 
performance.  The seminal contributions of this thesis are listed in next Section.   
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6.2 Contributions of This Thesis 
 
6.2.1 Self-Aligned NiGeSi Metallization for GaAs Planar n-MOSFETs 
NiGeSi contact was developed for GaAs transistors using a self-aligned 
metallization [6.1]-[6.4].  The metallization process, comprising a selective epitaxy of 
GeSi film on n
+
 GaAs and a two-step anneal process, is a “salicide-like” process and 
is compatible with GaAs transistors fabrication.  The demonstrated GaAs transistors 
with self-aligned NiGeSi contacts show good transfer and output characteristics.   
 
6.2.2 Self-Aligned Ni-InGaAs Contacts for InGaAs Planar n-MOSFETs 
A self-aligned Ni-InGaAs contact technology suitable for InGaAs n-
MOSFETs was developed [6.5]-[6.9].  Ni-InGaAs contact was formed at low 
temperature of 250 °C.  Its physical and electrical properties were comprehensively 
studied, and promising results were shown.  This self-aligned Ni-InGaAs contact 
technology was used in the integration of InGaAs planar n-MOSFETs and good 
electrical characteristics were achieved.   
 
6.2.3 InGaAs FinFETs with Self-Aligned Ni-InGaAs Contacts 
A gate-last process for fabricating InGaAs FinFETs was introduced, with the 
successful incorporation of selective wet etch of n
+
 InGaAs, plasma etch of InGaAs 
fin, and self-aligned Ni-InGaAs metallization.  InGaAs FinFETs with self-aligned Ni-
InGaAs contacts formed on in-situ doped n
+ 
InGaAs source/drain were demonstrated 
[6.10],[6.11].  The devices exhibit low series resistance of 364 Ω∙μm, due to the self-
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alignment of Ni-InGaAs contacts and the low contact resistance of Ni-InGaAs.  Good 
drive current performance was also achieved.   
 
6.2.4 InGaAs FinFETs with Self-Aligned Non-Alloyed Mo Contacts  
InGaAs FinFETs with Mo contacts self-aligned to channel were realized using 
a well designed gate-last fabrication process [6.12].  Electrical properties of Mo 
contacts on n
+
 InGaAs were studied.  The InGaAs FinFETs with self-aligned Mo 
contacts demonstrate good transfer characteristics with high on-state/off-state drive 
current ratio of 10
5
 and good drive current performance.  The devices show low series 
resistance of ~250 Ω∙μm due to the self-aligned Mo contacts as well as the low 
contact resistance of Mo.   
 
6.2.5 InGaAs FinFETs with Forming Gas Annealing (FGA) Improved HfO2/Al2O3  
Dual high-k dielectric HfO2/Al2O3 which benefits from the good interface 
quality of Al2O3 and high dielectric constant of HfO2 was integrated in InGaAs 
FinFETs.  Small EOT of ~1 nm was achieved.  Forming gas annealing at 300 °C was 
performed to further improve HfO2/Al2O3 dielectric quality and to improve device 
drive current and subthreshold swing S.   
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6.3 Future Directions 
In summary, this thesis focuses on developing solutions to address the 
source/drain resistance issue, which is one of key technical challenges of III-V 
MOSFETs for advanced CMOS logic applications.  This thesis has conceptualized 
and embarked on the development of several contact technology options to realize 
low-resistance, self-aligned contacts for III-V n-MOSFETs and improve the transistor 
drive current performance.   
The silicide-like NiGeSi contact technology developed for GaAs transistors in 
Chapter 2 is robust and results in good yield of devices.  However, this technology 
involves GeSi epitaxy process which has very high thermal budget.  This makes this 
technology complicated, costly, and also less suitable for a gate-first fabrication 
process, since high thermal budget is easy to degrade the III-V gate stack.  Some 
devices with high gate leakage current were observed due to the high thermal budget, 
which compromises the yield of devices.   
The Ni-InGaAs contact technology developed in Chapter 3 and 4 simplifies 
the metallization process.  With the simplified integration process, the cost and 
thermal budget is well controlled, leading to improved yield.  This technology is very 
promising for future application and companies such as IBM are working on it.  The 
problem for Ni-InGaAs is that obtained specific contact resistivity is still high and in 
the level of 1×10
-6
 Ω·cm2, even with the benefit of high doping concentration using 
in-situ doping technology.  The specific contact resistivity in the state-of-the-art Si 
technology has been pushed down to the level of 1×10
-8
 Ω·cm2 and therefore further 
reduction of the specific contact resistivity is strongly desired for this technology.   
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The technology we developed in Chapter 5 is a simple non-alloyed Mo 
contact technology which does not require any thermal anneal step.  Mo contact 
shows promising specific contact resistivity in the level of 1×10
-7
 Ω·cm2 in this thesis 
and U. Singisetti et al [6.13] even reported Mo shows specific contact resistivity of 
~1.3×10
-8
 Ω·cm2.  In addition, Mo contact is CMOS compatible and also thermal 
stable on InGaAs up to ~ 600 ˚C [6.13], which means the Mo contact can withstand 
the subsequent thermal steps in the backend processing.  The simple process and also 
excellent electrical properties make Mo contact technology very promising for 
application in III-V transistors.   
Preliminary assessment has been verified that these contact technologies are 
very promising for adoption in future technology nodes.  Nevertheless, several issues 
have been opened up in this thesis and deserve further investigation.  Some of the 
suggestions for future directions in the field of III-V MOSFETs are highlighted in this 
Section.   
 
6.3.1 Contact Resistance Reduction  
Chapter 2, 3, and 4 developed self-aligned NiGeSi and Ni-InGaAs contacts 
for GaAs and InGaAs transistors, showing promising results.  However, the contact 
resistance of NiGeSi and Ni-InGaAs is not low enough and thus it contributes a 
significant portion to the device series resistance.  Further reduction of contact 
resistance is desired by increasing substrate doping or by employing new contact 
materials.   
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6.3.2 Thermal Stability of Contacts 
Ni-InGaAs contact is not thermally stable when process temperature is above 
400 °C.  Further work can focus on improving the thermal stability of Ni-InGaAs.  
Chapter 5 also reveals that Mo contact might be degraded after forming gas annealing 
at 300 °C for 30 minutes.  Further work could be carried out to study the FGA effect 
on Mo contact as well as the thermal stability of Mo contact.   
 
6.3.3 Reliability Study for III-V MOSFETs 
In this work, reliability or lifetime study has not performed for III-V 
transistors.  Further work can focus on studying the reliability of III-V transistors with 
high-k/metal gate and various self-aligned contacts.   
 
 
6.3.4 Self-Aligned Contacts for III-V p-MOSFETs 
Due to the attractive electron mobility, existing development of self-aligned 
contact technology are mainly focused on n-channel MOSFETs.  Further work can 
focus on exploring self-aligned contacts for III-V p-channel devices such as GaSb and 
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